Two Wired Interface (TWI) / Inter IC (I2C)

October 21, 2019

Microprocessor Laboratory EE 337

Department of Electrical Engineering IIT Bombay



Table of Contents



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

I²C

AT89C5131A I²C

Question/Comments

I²C

AT89C5131A I2C



I²C is a two-wired, half-duplex serial mode of communication.

Here are some of the features of the I^2C -(Inter IC):

- » Only two bus lines are required; a serial data line (SDA) and a serial clock line (SCL).
- » Master alone determines the clock speed.
- » It is Multi-master Multi-slave type of communication.
- » 8-bit oriented, bidirectional data transfers up to:
 - * 100 kbps in Standard-mode.
 - * 400 kbps in Fast-mode.
 - * 1 Mbps in Fast-mode Plus.
 - * 3.4 Mbps in High-speed mode.
- » Unidirectional data transfers up to 5 Mbps in Ultra Fast-mode
- » Clock synchronization using clock stretching.

Two Wired Interface (TWI) Inter IC I²C Microprocessor

Laboratory EE 337


) i²(

AT89C5131A I²C





I²C Network



ADC

7/10 bit addressing modes. The number of ICs that can be connected to the same bus is limited only by the maximum bus capacitance.

ARRAY



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

Question/Comments

Comparison with UART and SPI



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

) ı²c

AT89C5131A I²C

Question/Comments

Speed: SPI > I²C > UART

Doesn't require slave-select lines

Multiple Master and Multiple Slave all at once!

Applications






Microprocessor Laboratory EE 337

) ı²c

AT89C5131A I²C

Question/Comments



13

Data Transfer




Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337



AT89C5131A I²C

Question/Comments



Start and Stop Condition




Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337



AT89C5131A I²C

Question/Comments



Transitions on SDA only when SCL is held High.

- o High -> Low : Start bit
- o Low -> High: Stop bit

Data Validity




Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

) ı²c

AT89C5131A I²C

Question/Comments



Transitions on SDA only when SCL is held Low.

Acknowledge and Not Acknowledge

R/W

ACK

ADDRESS






Microprocessor Laboratory EE 337

I²C

AT89C5131A I²C

Question/Comments



SDA line held Low and High respectively for ACK and NACK on the **9th** clock pulse on SCL line.

AT89C5131A I²C Interfacing



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337


²C


AT89C5131A I²C

- Refer Page 102 of AT895131A Datasheet.
- » Configure SDA and SCL pins as inputs.
- » Initialize the following AT89c5131A Registers:
 - * SSCON to enable the TWI interface, to program the bit rate, to enable slave modes, to acknowledge or not a received data, to send a START or a STOP condition on the 2-wire bus, and to acknowledge a serial interrupt.
 - * Interrupt SFR's To enable and decide priority of external interrupt from OPT and TWI interrupt
 - * TCON To decide nature of interrupt to be served
- » Read SSCS register to figure-out what type of TWI interrupt occurred(refer SSCS register map)
- » SSDAT contains the Data to be transmitted/Received

SSCS Register







Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

I²C AT89C5131A I²C

Question/Comments

13

SSCS Register



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337



Table 20-5.		Status in	master	er Transmitter Mode		

SSCS	Status of the Two-	Application software response						
Status Code			To SSCON					
SSSTA	wire Hardware	To/From SSDAT	SSSTA	SSSTO	SSI	SSAA	Next Action Taken by Two-wire Hardware	
08h	A START condition has been transmitted	Write SLA+W	х	0	0	х	SLA+W will be transmitted.	
	A repeated START	Write SLA+W	x	0	0	×	SLA+W will be transmitted.	
10h	condition has been transmitted	Write SLA+R	×	0	0	x	SLA+R will be transmitted. Logic will switch to master receiver mode	
		Write data byte	0	0	0	X X	Data byte will be transmitted. Repeated START will be transmitted.	
18h	SLA+W has been transmitted; ACK has been received	No SSDAT action	0	1	0	×	STOP condition will be transmitted and SSSTO flag will be reset.	
		No SSDAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted and SSSTO flag will be reset.	
		Write data byte	0	0	0	х	Data byte will be transmitted. Repeated START will be transmitted. STOP condition will be transmitted and SSSTO flag will be reset.	
	SLA+W has been	No SSDAT action	1	0	0	X		
20h	transmitted; NOT ACK has been received	No SSDAT action	0	1	0	х		

Question/Comments



Two Wired Interface (TWI) Inter IC I²C

Microprocessor Laboratory EE 337

²c

AT89C5131A I²C

Question/Comments

For any queries regarding I²C feel free to contact us.

THANK YOU!

