


COMMON BASE AMPLIFIER

Theory



Transistor Operating Region

- Base-Emitter junction forward biased: $0.7V$
- Base-Collector junction reversed biased: $V_{cb} > 0$
- $I_c = \beta I_b$

Quiescent Collector-Emitter Voltage: $V_{ceq} = \frac{1}{2} V_{cc}$

Quiescent Collector Current:

- **Required AC Output Current:** It must be large enough to supply the AC load current without dipping into the cutoff region.
- **Transistor Power Dissipation:** $P_d = V_{ceq} * I_{cq}$. It must be kept below the transistor's maximum power rating. ($P_{d,max}$ from datasheet)

Emitter Resistor Voltage Drop (V_e): It is set to improve bias stability against variations in β and temperature. General rule of thumb: $V_e \sim 0.1V_{cc}$

Since input impedance is quite low, AC dynamic resistance is kept set equal to R_{series} of voltage source.

LOAD POINT CALCULATIONS

Circuit pre-defined parameters

Component	Description	Value
Vcc	Collector Saturation Voltage	15V
Rseries	Voltage source series resistance	50Ω
re'	Dynamic emitter resistance	50Ω
Vce	Q-point collector emitter voltage	7.5V
Vbe	Forward bias base-emitter junction voltage	0.7V
β	2N2222 Transistor current gain	200
Ve	To stabilize the Q-point against variations in β, we typically ensure that the voltage across the emitter resistor $V_e > V_{be}$	2

Emitter & Collector Resistor Calculations

Quantity	Calculation	Value
Ie	$V_t / r_{e'} = 25\text{m} / 50$	0.5m
Ic	$I_c \sim I_e$	0.5m
Re	$V_e / I_e = 2 / 0.5\text{m}$	4kΩ
Vc	$V_{ce} + V_e = 7.5 + 2$	9.5
Rc	$(V_{cc} - V_c) / I_c = (15 - 9.5) / 0.5\text{m}$	11kΩ
Vb	$V_e + V_{be} = 2 + 0.7$	2.7V
Ib	$I_c / \beta = 0.5\text{m} / 200$	2.5uA

Bias Resistor Calculations


Important: $I_{div} = k * I_b$, Here k has to be varied, so that simulation V_b matches the calculated V_b . (i.e. designing of R_{b1} and R_{b2} is trial and error)

Here we assume $I_{div} = 20 * I_b = 20 * 2.5\text{uA} = 50\text{uA}$

Quantity	Calculation	Value
Rb1	$(V_{cc} - V_b) / I_{div} = (15 - 2.7) / 50\text{u}$	246kΩ
Rb2	$V_b / I_{div} = 2.7 / 50\text{u}$	54kΩ

Using E24 series (5% tolerance)

Quantity	Ideal	Standard	% change
Re	4k	3.9k	2.5
Rc	11k	11k	0
Rb1	246k	240k	2.5
Rb2	54k	56k	3.7



```

V(b) :      2.72404      voltage
V(c) :      9.14214      voltage
V(e) :      2.08665      voltage
V(n001) :    15          voltage
I(Rb1) :     5.11498e-05  device_current
I(Rb2) :     4.86436e-05  device_current
I(Rc) :      0.000532533  device_current
I(Re) :      0.000535039  device_current
I(Vcc) :    -0.000583683  device_current
Ib(Q1) :     2.50625e-06  device_current
Ic(Q1) :      0.000532533  device_current
Ie(Q1) :    -0.000535039  device_current
Is(Q1) :      0           device_current

```

Ideal vs Simulation

Quantity	Ideal	Standard	% change
Vb	2.7	2.72404	0.89
Vc	9.5	9.14214	3.77
Ve	2	2.08665	4.33
Idiv	50u	51.1498u	2.3
Ib	2.5u	2.50625u	0.25
Ic	0.5m	0.532533m	6.5

AC PARAMETERS

Quantity	Description	Value
RI	Load resistance	10kΩ
α	Current gain ($\beta / (\beta + 1)$)	0.995
$r_{e'}$	Simulate dynamic emitter resistance (V_t / I_e)	46.7
I_e	Simulated emitter current	0.535m

Ac Parameter Design


Quantity	Calculation	Value
Zin	$R_e \parallel r_{e'} = 3.9k \parallel 46.7$ (confirms low input impedance of CB configuration)	46.15Ω
Zout	$R_c \parallel R_L = 11k \parallel 10k$ (confirms high input impedance of CB configuration)	5.24kΩ
Av (loaded voltage gain)	$\alpha * (Z_{out} / Z_{in}) = 0.995 * 5.24k / 46.15$ (high voltage gain)	112.98
Avs (overall system gain)	$Av * (Z_{in} / (Z_{in} + R_s)) = 112.98 * 46.15 / (46.1 + 50)$	54.26
Cin	$1 / (2 * \pi * (f_L / 10) * (R_s + Z_{in})) = 1 / (2 * \pi * (20/10) * (50 + 46.15))$	827.64uF~910uF
Cout	$1 / (2 * \pi * (f_L / 10) * (Z_{out} + R_c)) = 1 / (2 * \pi * 20/10 * (5.24k + 10k))$	4.9uF ~ 5.1uF
Rbypass	$R_{b1} \parallel R_{b2} = 240k \parallel 56k$	45.41kΩ
Ce	$1 / (2 * \pi * (f_L / 10) * R_{bypass}) = 1 / (2 * \pi * 20/10 * 45.41k)$	1.75uF~1.8uF


Frequency Analysis

Quantity	Calculation	Value
fL1	$1/(2*\pi*(R_s+Z_{in})*C_{in}) = 1/(2*\pi*96.1*910u)$	1.82Hz
fL2	$1/(2*\pi*(Z_{out}+R_L)*C_{out}) = 1/(2*\pi*(5.24k+10k)*5.1u)$	1.92Hz
fLB	$1/(2*\pi*R_{bypass}*C_e) = 1/(2*\pi*45.41k*1.8u)$	1.94Hz
Avs(dB)	$20\log_{10}(Avs) = 20\log_{10}(54.26)$	34.69dB

Cu	Output Capacitance for 2N2222	4.7pF
Cpi	Input Capacitance for 2N2222	25pF
fHout	$1/(2\pi \cdot Z_{out} \cdot C_u) = 1/(2\pi \cdot 5.24k \cdot 4.7p)$	6.48MHz
fHin	$1/(2\pi \cdot (R_s Z_{in}) \cdot C_{pi}) = 1/(2\pi \cdot (50 46.7) \cdot 25p)$	264.16MHz
fH	$\min(f_{Hout}, f_{Hin}) = \min(3.79M, 264.16M)$	6.48MHz

Results





Mismatch of f_L : In theory, the overall f_L is the highest single pole frequency. In practice, when all three frequencies (f_{L1} , f_{L2} , f_{L3}) are close together, they interact and cause the overall cutoff frequency to shift higher than the highest single pole.