# Beginner Workshop for Intel FPGAs

Copyright © 2022 Intel Corporation.

This document is intended for personal use only.

Unauthorized distribution, modification, public performance,
public display, or copying of this material via any medium is strictly prohibited.



## Course Topics

- What is an FPGA?
- Introduction to Intel FPGAs
- Applications of FPGAs
- Quartus Prime design software tool flow
- Creating Projects
- Design entry
- Pin Planner
- Synthesis and Fitter
- Analyzing reports
- Implementation on FPGA Board
- Remote Hands free Labsland Setup

#### Course Outline

- FPGA Overview
  - FPGAS, What, Why, Where?
  - FPGA architecture
  - How an FPGA becomes what you want it to be
  - FPGA design flow
- Intel<sup>®</sup> Quartus<sup>®</sup> Software
  - Basics
  - Create a new project
  - Design Entry
  - Pin Planner & Assignment Editor
  - Compilation: Synthesis & Fitter
  - Programming the Device

#### Intel® FPGA Products

intel. intel. ARRIA STRATIX AGILEX CYCLONE

intel

intel.

intel.

Max

**FPGA** Mid-range FPGAs SoC & Transceivers

**FPGA** Optimized for High Bandwidth

**FPGA** Optimized for High Bandwidth

**FPGA** Cost/Power Balance SoC & Transceivers

FPGA/CPLD Lowest Cost, **Lowest Power** 

#### Resources

**Embedded Soft and** Hard Processors

Nios® II

Arm\*

Design Software

Intel Quartus Prime

Design Software

Intel FPGA SDK for OpenCL

**Acceleration Boards** & Development Kits



Intellectual Property (IP)

- Industrial
- Computing
- Enterprise

#### Intel SoC FPGA Portfolio

LOW END SoCs (Lowest Power, Form Factor & Cost)

MID RANGE SoCs

(High Performance with Low Power, Form Factor & Cost)

HIGHEND SoCs

(Highest Performance & System Bandwidth)

TSMC28nmLP

Arria° V

SoC

 1.05 GHz Dual Arm\* Cortex<sup>TM</sup>-A9 MPCore<sup>TM</sup>

- 533 MHz DDR3
- Up to 462 KLE
- Up to 2136 Multipliers (18x19)

√ 10G Transceivers

20nm TSMC SoC

Arria<sup>®</sup> 10

SoC

1.5 GHz Dual Arm\* Cortex<sup>TM</sup> A9 MPCore<sup>TM</sup>

- 1200 MHz DDR4
- Up to 660 KLE
- Up to 3356 Multipliers (18x19)
- Up to 1335 GFLOPS in FPGA

√ 17G Transceivers

Intel 14nm FF

Stratix 10

ЮC

- 64-bit Quad Arm\* A53 MPCore<sup>TM</sup>
- Optimized for Max Performance per Watt
- Over 4000 KLE
- Up to 11520 Multipliers (18x19)
- Up to 9920 GFLOPS in FPGA

✓ 58GPAM4Transceivers

Intel 10nm SuperFin

Agilex™

SoC

- 64-bit Quad Arm<sup>\*</sup> A53 MPCore<sup>™</sup>
- Optimized for Max Performance per Watt
- Over 2700 KLE
- Up to 17056 Multipliers (18x19)
- Up to 12800 single precision and 25600 half precision GFLOPS

/ 116G PAM4 Transceivers

Cyclone V

- 925 MHz Dual Arm\*
   Cortex<sup>TM</sup>-A9 MPCore<sup>TM</sup>
- 400 MHz DDR3
- 25 to 110 KLE
- Up to 224 Multipliers (18x19)

√ 6GTransceivers

intel

## Section One What is an FPGA?



## What is an FPGA?

- First, let's define the acronym
- It's a Field Programmable Gate Array.

#### What is an FPGA?


- Field Programmable Gate Array
- Lego® bricks made to any design of choice
- A programmable chip

## "Field Programmable Gate Array" (FPGA)

- "Gates" refers to transistors
  - These are the tiny pieces of hardware on a chip that make up the design
- "Array" means there are many of them manufactured on the chip
  - Many = Billions
  - They are arranged into larger structures as we will see
- "Field Programmable" means the connections between the internal components are programmable after deployment

## FPGA = Programmable Hardware

 The FPGA is made up of small building blocks of logic and other functions




intel

The FPGA is made up of small building blocks of logic and other

functions


The building blocks you Choose



The FPGA is made up of small building blocks of logic and other

functions

- The building blocks you Choose
- How you Configure them




intel

The FPGA is made up of small building blocks of logic and other


functions

- The building blocks you Choose
- How you Configure them
- And how you Connect them


Determine what function the FPGA performs



#### Blocks Used to Build What You've Coded



intel



- The green boxes at the top of this diagram correspond to various signals from other parts of our design. Here we have 16 of them and we can imagine them being numbered 0 to 15.
- Therefore, with just one 4-input LUT we can design a circuit that selects any one of those signals to get passed to our output, Y.
- Each entry is coded as 4-bit Boolean with A, B, C, and D representing each of the bits.
- The logic is called a lookup table because the output is selected by "looking up" the correct programmed level and routing it through the multiplexers based on the LUT input signals.


- If you follow the red path in reverse from bottom to top, you will see by setting bit A to 0, bit B to 1, bit C to 0 and bit D to 1, we get the 6th green box. So the input code 0101 corresponds to a 1 being passed to output Y.
- If you are familiar with Boolean counting, you will recognize that 0101 represents the number 5, which is the 6th value in a number sequence beginning with 0.
- Similarly, to get the first box, we would have code 0000, and to get the last box we would have code 1111, which is 15 in Boolean. Therefore, by using just 4 select bits, you can create any logic you need.
- The path show here corresponds to "not A" and B and "not C" and D.
- As a designer using the Quartus Prime tools, you will be able to see which logic function Quartus Prime assigned to a particular lookup table in your design.

## **BACK TO THE BASICS**

Α	Z
0	1
1	0

ı	- 11		
	0	0	0
	0	1	1
	1	0	1
	1	1	1

Α	В	Z
0	0	0
0	1	0
1	0	0
1	1	1




Inverter  $Z = \sim A$ 




OR  $Z = A \mid B$ 




AND Z = A & B






## Lookup Tables


- A lookup table (LUT) is the foundation of an FPGA
- They come in various sizes many FPGAs use a 4-bit lookup table (Intel FPGAs use 4- and 8-bit lookup tables)
- For 4-bit LUT, Z = f(A,B,C,D)
  - Where is f is a Boolean function of any four variables (16 possible combinations)



## Logic Array Building Blocks




## The Adaptive Logic Module (ALM)




## Logic Array Blocks (LABs)


- Groups of 10 ALMs
- Row and column programmable interconnect
- Arranged in an array
- Interconnect may span all or part of the array



#### Blocks Used to Build What You've Coded




#### Blocks Used to Build What You've Coded



Then, It's All Connected Together

Blocks are connected with custom routing determined by your code



#### Benefits of FPGA

REPROGRAMMABLE & FLEXIBLE

PRODUCT LONGEVITY REDUCED TIME-TO-MARKET

MARKET-SIZE OPTIMIZED

#### FPGA Market...

Consumer Automotive Test, Measurement, & Medical

Communications
Broadcast

Military & Industrial

Computer & Storage



**Entertainment** 

Broadband

: Audio/video

Video display

**Automotive** 

**Entertainment** 

**Navigation** 



Instrumentation

Medical Test equipment Manufacturing



.............

**Wireless** 

Cellular Base stations Wireless LAN

**Networking** 

Switches Routers

Wireline

Optical Metro Access

**Broadcast** 

Studio Satellite Broadcasting T

Military
Secure comm.

Radar Guidance and control

Security & Energy Management

Card readers
Control systems
ATM



Computers


Servers Mainframe


Storage RAID SAN

Office
Automation
Copiers
Printers

MFP


## Specification to HDL to Programmed FPGA





module TwoDepthDelay input dataIn, input clk, input reset, output reg dataOut); reg intermediate; always @(posedge clk or posedge reset) begin if (reset) begin dataOut intermediate <= 1'b0; end // if reset else begin intermediate <= dataIn; <= intermediate; end //else end //always endmodule

## Traditional FPGA Design Process



#### Intel FPGAs











- Flexible, multi-functional reprogrammable silicon
- Custom hardware functionality
- Bare-metal speed and reliability
- Truly parallel in nature

## INTEL® FPGA: APPLICATION SPECIFIC PERFORMANCE

The right performance and features for the right application

Cloud, datacenter, and HPC

Management, Sensors and edge devices












Vision systems, and purpose-built, application-specific hardware



Machine Vision


Embedded Vision





Scalable and efficient computing performance












Cloud, datacenter, and HPC


























#### MAX 10 FPGA



## FPGAs "Hardened" features (Cyclone V)




## Section Two

High Level Description of FPGA Design

intel

## How do you design for an FPGA?



## Design Entry

### Various forms of design entry


- Verilog
- VHDL
- State machine
- Schematic



```
module spooky led (
 clk,
 LED
 L);
 input clk;
 output LED;
 reg [31:0] counter;
 reg LED status;
⊟initial begin
 counter <= 32'b0;
 LED status <= 1'b0;
 end
 always @ (posedge clk)
Begin
 counter <= counter + 1'b1;</pre>
     if (counter > 50000000)
     begin
     LED status <= !LED status;
     counter <= 32'b0;</pre>
      end
 end
 assign LED = LED status;
 endmodule
```

#### Design code (HDL)

# Intel® Quartus® Prime Design Software Full Compilation Flow



## Intel® Quartus® Prime Design Software

- Fully-integrated development tool
  - Multiple design entry methods
  - Logic synthesis
  - Place & route
  - Device programming
- Simulation
  - Supports standard HDL simulation tools
  - Includes Questa\*-Intel FPGA Starter Edition tool
    - Optional upgrade to Questa-Intel FPGA Edition tool
  - See comparison
    - https://www.intel.com/content/www/us/en/software/programmable/quartusprime/questa-edition.html

#### Software Selector




# Section Three


Designing with Intel® Quartus® Prime Software

intel

## Welcome to the Intel® Quartus® Prime Design Software!



### Default Operating Environment



# Section Three


**Creating Projects** 

intel

## Intel® Quartus® Prime Design Software Projects

- Description
  - Collection of related design files & libraries
  - Must have a designated top-level entity
  - Target a single device
  - Store settings in the software settings file (.qsf)
  - Compiled netlist information stored in the qdb folder in the project directory
- Create new projects with the New Project Wizard
  - Can be created using Tcl scripts


### New Project Wizard



#### Project Type

Create a blank project or use templates from Intel® FPGA Design Store


https://fpgacloud.intel.com/devstore/



#### Add Files


- Add design files
  - Graphic
  - VHDL
  - Verilog
  - SystemVerilog
  - EDIF
  - VQM
  - Intel® FPGA IP
  - Platform Designer

- Add library paths
  - User libraries
  - Pre-compiled VHLD packages




Tcl: set\_global\_assignment -name VHDL\_FILE <filename.vhd>
Tcl: set\_global\_assignment -name USER\_LIBRARIES library\_path\_name>

#### Device Selection




#### EDA Tools Settings

- Choose EDA tools and file formats
- Settings can be changed or added later




#### Done!

 Review results & click Finish when done



# Intel® Quartus® Prime Design Software Full Compilation Flow



#### Pin Planner




- Interactive graphical tool for assigning pins
  - Drag & drop pin assignments
  - Set pin I/O standards
  - Reserve future I/O locations
- Default window panes
  - Package View
  - All Pins list
  - Groups list
  - Tasks window
  - Report window

 $\textbf{Assignments} \ \mathsf{menu} \to \textbf{Pin Planner}, \ \mathsf{toolbar}, \ \mathsf{or} \ \textbf{Tasks} \ \mathsf{window}$ 

#### Pin Planner Window

Toolbar




# Section Three

Software Compilation

intel

## What is Synthesis?


#### Translates HDL source files into an atom netlist



### What is the Fitter? (1)

Place & route engine for finding a solution in a "reasonable" amount of time


- Consists of multiple stages
  - End of each stage referred to as a checkpoint (CP)
- Prior stages must be complete before running later stages



<sup>\*</sup> Retime for Intel® Hyperflex™ FPGA architectures

### What is the Fitter? (2)


- Output of each stage is a database referred to as a snapshot (SS)
- Useful for incremental optimization
  - Optimize design at each checkpoint
  - Save compile time by only running affected stage(s)



<sup>\*</sup> Retime for Intel® Hyperflex™ FPGA architectures

#### Netlist Viewers

#### Tools menu → Netlist Viewers




Note: Must perform elaboration first (e.g. Analysis & Elaboration OR Analysis & Synthesis)

# Schematic View (RTL Viewer)


 Represents design using logic blocks & nets

- I/O pins
- Registers
- Muxes
- Gates (AND, OR, etc.)
- Operators (adders, multipliers




# Schematic View (Technology Map Viewer)

- Represents design using atoms
  - I/O pins & cells
  - Logic cells (Lcells)
  - Memory blocks
  - MAC (DSP blocks)



#### Using the Netlist Navigator




#### Chip Planner

- Graphical view of design resource usage in target device
- Displays
  - Graphical layout of device resources
  - Routing channels between device resources
  - Global clock regions
- Uses
  - View placement of design logic
  - View connectivity between resources used in design
  - Make placement assignments
  - Debugging placement-related issues





#### Tools menu or toolbar



#### Why Did I Receive Undesired Results?

- Incorrect coding
- Non-recommended coding style
- Suboptimal synthesis & fitting settings/constraints
- Use tools described to find problems and help fix them
- For more details on optimizing designs based on undesired results, please attend the course <u>Intel® FPGA Timing Closure</u>
- To take advantage of the Intel Arria® 10 and Cyclone® 10 architecture, register for the free, online class <u>Creating High-Performance Designs</u> in 20 nm Intel FPGAs

### Compilation Summary

- Compilation includes synthesis & fitting
- Compilation Report contains detailed information on compilation results
- Use Intel® Quartus® Prime Design Software tools to understand how design was processed
  - RTL Viewer
  - Technology Map Viewers
  - Chip Planner

# Section Three-F

A Taste of Programming

#### Programming Files

- .sof (SRAM Object File)
  - Used to configure FPGAs directly from Intel® Quartus® Prime Design Software through download cable
  - Always generated by default during a full compilation by the Assembler


#### Programming File Conversion

- The assembler, by default, automatically generates .sof files for any FPGA
  - May generate additional single-device programming file types from Device settings dialog box (Device and Pin Options → Programming Files)
- sof files can only be used by the programmer to directly configure FPGA
- Other configuration solutions may require converting .sof file(s) into other file formats




#### The Programmer


#### **Tools** menu → **Programmer**



# Program your FPGA



# Test your design






.ive Hardware Labsland



Real laboratories, on the Internet

- LabsLand connects schools and universities with real laboratories available somewhere else on the Internet. A real laboratory can be a small Arduino powered robotrin Spain, a kinematics setup in Brazil or a radioactivity testing lab in Australia. They are real laboratories, not simulations: the laboratories are physically there, and students from these schools and universities access them.
- Fee based model to access labs (no charge today!)






Real laboratories, on the Internet

- Two modes:
- IDE mode is an overlay on Quartus.
   No software or hardware install required by the user. Compiles are on the cloud. Some limitations on IP usage and debug capabilities
- No-IDE mode requires local software installation and utilizes Labsland remote FPGA hardware installation – this is what you will use in today's lab





#### Compilation Support Resources

- Intel® Quartus® Prime Software User Guide chapters
  - Design Compilation User Guide: Design Compilation
  - Design Optimization User Guide: Optimizing the Design Netlist
  - Design Optimization User Guide: Analyzing and Optimizing the Design Floorplan
- Training courses
  - Incremental Optimization with the Intel Quartus Prime Pro Edition Software (online)
  - Using the Intel Quartus Prime Pro Software: Chip Planner (online)
  - Intel FPGA Timing Closure (instructor-led)

Copyright © 2022 Intel Corporation.

This document is intended for personal use only.

Unauthorized distribution, modification, public performance, public display, or copying of this material via any medium is strictly prohibited.

#