

Beginner Workshop for Intel FPGAs

Copyright © 2022 Intel Corporation.

This document is intended for personal use only.

Unauthorized distribution, modification, public performance,
public display, or copying of this material via any medium is strictly prohibited.




Course Topics

- What is an FPGA?
- Introduction to Intel FPGAs
- Applications of FPGAs
- Quartus Prime design software tool flow
- Creating Projects
- Design entry
- Pin Planner
- Synthesis and Fitter
- Analyzing reports
- Implementation on FPGA Board
- Remote Hands free Labsland Setup

Course Outline

- FPGA Overview
 - FPGAS, What, Why, Where?
 - FPGA architecture
 - How an FPGA becomes what you want it to be
 - FPGA design flow
- Intel® Quartus® Software
 - Basics
 - Create a new project
 - Design Entry
 - Pin Planner & Assignment Editor
 - Compilation: Synthesis & Fitter
 - Programming the Device

Intel® FPGA Products



Resources

Embedded Soft and
Hard Processors

Nios® II

Arm*

Design
Software

Intel® Quartus® Prime
Design Software

Intel® FPGA SDK for OpenCL™


Acceleration Boards
& Development Kits



Intellectual
Property (IP)

- Industrial
- Computing
- Enterprise

Intel SoC FPGA Portfolio



Section One

What is an FPGA?



What is an FPGA?

- First, let's define the acronym
- It's a Field Programmable Gate Array.

What is an FPGA?

- Field Programmable Gate Array
- Lego[®] bricks made to any design of choice
- A programmable chip

“Field Programmable Gate Array” (FPGA)

- “Gates” refers to transistors
 - These are the tiny pieces of hardware on a chip that make up the design
- “Array” means there are many of them manufactured on the chip
 - Many = Billions
 - They are arranged into larger structures as we will see
- “Field Programmable” means the connections between the internal components are programmable after deployment

▪ **FPGA = Programmable Hardware**

How an FPGA Becomes What You Want It To Be


- The FPGA is made up of small building blocks of logic and other functions



How an FPGA Becomes What You Want It To Be


- The FPGA is made up of small building blocks of logic and other functions

- The building blocks you Choose



How an FPGA Becomes What You Want It To Be

- The FPGA is made up of small building blocks of logic and other functions
- The building blocks you **Choose**
- How you **Configure** them




How an FPGA Becomes What You Want It To Be


- The FPGA is made up of small building blocks of logic and other functions

- The building blocks you **Choose**
- How you **Configure** them
- And how you **Connect** them


Determine what function the FPGA performs



Blocks Used to Build What You've Coded



LUT – The Foundation



LUT – The Foundation

- The green boxes at the top of this diagram correspond to various signals from other parts of our design. Here we have 16 of them and we can imagine them being numbered 0 to 15.
- Therefore, with just one 4-input LUT we can design a circuit that selects any one of those signals to get passed to our output, Y.
- Each entry is coded as 4-bit Boolean with A, B, C, and D representing each of the bits.
- The logic is called a lookup table because the output is selected by “looking up” the correct programmed level and routing it through the multiplexers based on the LUT input signals.


LUT – The Foundation

- If you follow the red path in reverse from bottom to top, you will see by setting bit A to 0, bit B to 1, bit C to 0 and bit D to 1, we get the 6th green box. So the input code 0101 corresponds to a 1 being passed to output Y.
- If you are familiar with Boolean counting, you will recognize that 0101 represents the number 5, which is the 6th value in a number sequence beginning with 0.
- Similarly, to get the first box, we would have code 0000, and to get the last box we would have code 1111, which is 15 in Boolean. Therefore, by using just 4 select bits, you can create any logic you need.
- The path shown here corresponds to “not A” and B and “not C” and D.
- As a designer using the Quartus Prime tools, you will be able to see which logic function Quartus Prime assigned to a particular lookup table in your design.

LUT – The Foundation

BACK TO THE BASICS

| A | Z |
|---|---|
| 0 | 1 |
| 1 | 0 |



Inverter
 $Z = \sim A$

| A | B | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |




OR
 $Z = A \mid B$

| A | B | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



AND
 $Z = A \& B$


| S | A | B | Z |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |




2:1 MUX
 $Z = (\sim S \& A) \mid (S \& B)$

Lookup Tables

- A lookup table (LUT) is the foundation of an FPGA
- They come in various sizes – many FPGAs use a 4-bit lookup table (Intel FPGAs use 4- and 8-bit lookup tables)
- For 4-bit LUT, $Z = f(A,B,C,D)$
 - Where f is a Boolean function of any four variables (16 possible combinations)




Logic Array Building Blocks




x 10

The Adaptive Logic Module (ALM)




Logic Array Blocks (LABs)


- Groups of 10 ALMs
- Row and column programmable interconnect
- Arranged in an array
- Interconnect may span all or part of the array




Blocks Used to Build What You've Coded



Blocks Used to Build What You've Coded




DSP Blocks



Then, It's All Connected Together

Blocks are connected with
custom routing
determined by your code



Benefits of FPGA


**REPROGRAMMABLE
& FLEXIBLE**

**PRODUCT
LONGEVITY**


**REDUCED
TIME-TO-MARKET**

**MARKET-SIZE
OPTIMIZED**

FPGA Market...



Specification to HDL to Programmed FPGA




```

1 library(tidyverse)
2 use_data("sig2.sig3p.1104.ali")
3 use_data("america.sig2.ali")
4
5 #utility signed_alter is
6 # part
7 {
8   #
9   # size = is size of signed
10   # size = is size of signed
11   # a = is size of signed
12   # b = is size of signed
13   # q = is size of signed
14   #
15   #
16   #
17   #
18   #
19   #
20   #
21   #
22   #
23   #
24   #
25   #
26   #
27   #
28   #
29   #
30   #
31   #
32   #
33   #
34   #
35   #
36   #
37   #
38   #
39   #
40   #
41   #
42   #
43   #
44   #
45   #
46   #
47   #
48   #
49   #
50   #
51   #
52   #
53   #
54   #
55   #
56   #
57   #
58   #
59   #
60   #
61   #
62   #
63   #
64   #
65   #
66   #
67   #
68   #
69   #
70   #
71   #
72   #
73   #
74   #
75   #
76   #
77   #
78   #
79   #
80   #
81   #
82   #
83   #
84   #
85   #
86   #
87   #
88   #
89   #
90   #
91   #
92   #
93   #
94   #
95   #
96   #
97   #
98   #
99   #
100  #
101  #
102  #
103  #
104  #
105  #
106  #
107  #
108  #
109  #
110  #
111  #
112  #
113  #
114  #
115  #
116  #
117  #
118  #
119  #
120  #
121  #
122  #
123  #
124  #
125  #
126  #
127  #
128  #
129  #
130  #
131  #
132  #
133  #
134  #
135  #
136  #
137  #
138  #
139  #
140  #
141  #
142  #
143  #
144  #
145  #
146  #
147  #
148  #
149  #
150  #
151  #
152  #
153  #
154  #
155  #
156  #
157  #
158  #
159  #
160  #
161  #
162  #
163  #
164  #
165  #
166  #
167  #
168  #
169  #
170  #
171  #
172  #
173  #
174  #
175  #
176  #
177  #
178  #
179  #
180  #
181  #
182  #
183  #
184  #
185  #
186  #
187  #
188  #
189  #
190  #
191  #
192  #
193  #
194  #
195  #
196  #
197  #
198  #
199  #
200  #
201  #
202  #
203  #
204  #
205  #
206  #
207  #
208  #
209  #
210  #
211  #
212  #
213  #
214  #
215  #
216  #
217  #
218  #
219  #
220  #
221  #
222  #
223  #
224  #
225  #
226  #
227  #
228  #
229  #
230  #
231  #
232  #
233  #
234  #
235  #
236  #
237  #
238  #
239  #
240  #
241  #
242  #
243  #
244  #
245  #
246  #
247  #
248  #
249  #
250  #
251  #
252  #
253  #
254  #
255  #
256  #
257  #
258  #
259  #
260  #
261  #
262  #
263  #
264  #
265  #
266  #
267  #
268  #
269  #
270  #
271  #
272  #
273  #
274  #
275  #
276  #
277  #
278  #
279  #
280  #
281  #
282  #
283  #
284  #
285  #
286  #
287  #
288  #
289  #
290  #
291  #
292  #
293  #
294  #
295  #
296  #
297  #
298  #
299  #
300  #
301  #
302  #
303  #
304  #
305  #
306  #
307  #
308  #
309  #
310  #
311  #
312  #
313  #
314  #
315  #
316  #
317  #
318  #
319  #
320  #
321  #
322  #
323  #
324  #
325  #
326  #
327  #
328  #
329  #
330  #
331  #
332  #
333  #
334  #
335  #
336  #
337  #
338  #
339  #
340  #
341  #
342  #
343  #
344  #
345  #
346  #
347  #
348  #
349  #
350  #
351  #
352  #
353  #
354  #
355  #
356  #
357  #
358  #
359  #
360  #
361  #
362  #
363  #
364  #
365  #
366  #
367  #
368  #
369  #
370  #
371  #
372  #
373  #
374  #
375  #
376  #
377  #
378  #
379  #
380  #
381  #
382  #
383  #
384  #
385  #
386  #
387  #
388  #
389  #
390  #
391  #
392  #
393  #
394  #
395  #
396  #
397  #
398  #
399  #
400  #
401  #
402  #
403  #
404  #
405  #
406  #
407  #
408  #
409  #
410  #
411  #
412  #
413  #
414  #
415  #
416  #
417  #
418  #
419  #
420  #
421  #
422  #
423  #
424  #
425  #
426  #
427  #
428  #
429  #
430  #
431  #
432  #
433  #
434  #
435  #
436  #
437  #
438  #
439  #
440  #
441  #
442  #
443  #
444  #
445  #
446  #
447  #
448  #
449  #
450  #
451  #
452  #
453  #
454  #
455  #
456  #
457  #
458  #
459  #
460  #
461  #
462  #
463  #
464  #
465  #
466  #
467  #
468  #
469  #
470  #
471  #
472  #
473  #
474  #
475  #
476  #
477  #
478  #
479  #
480  #
481  #
482  #
483  #
484  #
485  #
486  #
487  #
488  #
489  #
490  #
491  #
492  #
493  #
494  #
495  #
496  #
497  #
498  #
499  #
500  #
501  #
502  #
503  #
504  #
505  #
506  #
507  #
508  #
509  #
510  #
511  #
512  #
513  #
514  #
515  #
516  #
517  #
518  #
519  #
520  #
521  #
522  #
523  #
524  #
525  #
526  #
527  #
528  #
529  #
530  #
531  #
532  #
533  #
534  #
535  #
536  #
537  #
538  #
539  #
540  #
541  #
542  #
543  #
544  #
545  #
546  #
547  #
548  #
549  #
550  #
551  #
552  #
553  #
554  #
555  #
556  #
557  #
558  #
559  #
560  #
561  #
562  #
563  #
564  #
565  #
566  #
567  #
568  #
569  #
570  #
571  #
572  #
573  #
574  #
575  #
576  #
577  #
578  #
579  #
580  #
581  #
582  #
583  #
584  #
585  #
586  #
587  #
588  #
589  #
590  #
591  #
592  #
593  #
594  #
595  #
596  #
597  #
598  #
599  #
600  #
601  #
602  #
603  #
604  #
605  #
606  #
607  #
608  #
609  #
610  #
611  #
612  #
613  #
614  #
615  #
616  #
617  #
618  #
619  #
620  #
621  #
622  #
623  #
624  #
625  #
626  #
627  #
628  #
629  #
630  #
631  #
632  #
633  #
634  #
635  #
636  #
637  #
638  #
639  #
640  #
641  #
642  #
643  #
644  #
645  #
646  #
647  #
648  #
649  #
650  #
651  #
652  #
653  #
654  #
655  #
656  #
657  #
658  #
659  #
660  #
661  #
662  #
663  #
664  #
665  #
666  #
667  #
668  #
669  #
670  #
671  #
672  #
673  #
674  #
675  #
676  #
677  #
678  #
679  #
680  #
681  #
682  #
683  #
684  #
685  #
686  #
687  #
688  #
689  #
690  #
691  #
6
```

Intel® Quartus® Prime

Design Software



Stratix®
FPGA • SoC

Intel FPGAs



- Flexible, multi-functional reprogrammable silicon
- Custom hardware functionality
- Bare-metal speed and reliability
- Truly parallel in nature

INTEL® FPGA : APPLICATION SPECIFIC PERFORMANCE

The right performance and features for the right application

Management,
Sensors and edge
devices



 Board Management


 Edge Compute


 I/O Expansion

 Automobile
sensors, traffic
sensors

Vision systems,
and purpose-built,
application-specific hardware




 Machine Vision

 Embedded Vision

 Robotics

 Infotainment

Scalable and efficient
computing
performance



 Datacenter

 Networking

 Military / Defense

 ADAS

Cloud, datacenter, and
HPC



 Datacenter /
CSP Acceleration

 5G Wireless

 Network Communications

 Military / Defense

Cloud, datacenter, and
HPC




 Datacenter / CSP
Acceleration

 5G Wireless Infrastructure


 Network Communications

 Military / Defense

MAX 10 FPGA




FPGAs “Hardened” features (Cyclone V)



Section Two

High Level Description of FPGA Design

How do you design for an FPGA?



Design Entry

Various forms of design entry


- Verilog
- VHDL
- State machine
- Schematic



```
2 module spooky_led (  
3     clk,  
4     LED  
5 );  
6  
7     input clk;  
8     output LED;  
9  
10    reg [31:0] counter;  
11    reg LED_status;  
12  
13  
14  
15    initial begin  
16        counter <= 32'b0;  
17        LED_status <= 1'b0;  
18    end  
19  
20    always @ (posedge clk)  
21    begin  
22        counter <= counter + 1'b1;  
23        if (counter > 50000000)  
24        begin  
25            LED_status <= !LED_status;  
26            counter <= 32'b0;  
27        end  
28    end  
29  
30    assign LED = LED_status;  
31  
32 endmodule
```

Design code (HDL)

Intel® Quartus® Prime Design Software Full Compilation Flow



Intel® Quartus® Prime Design Software

- Fully-integrated development tool
 - Multiple design entry methods
 - Logic synthesis
 - Place & route
 - Device programming
- Simulation
 - Supports standard HDL simulation tools
 - Includes Questa*-Intel FPGA Starter Edition tool
 - Optional upgrade to Questa-Intel FPGA Edition tool
 - See comparison
 - <https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/questa-edition.html>

Software Selector

Select by Version

Select by Device

Select by Software

Quartus Software

Version 20.3

20.3

Version 20.2

20.2

Version 20.1.1

20.1.1

Version 20.1

20.1


Version 19.4

| Quartus Edition | Supported Devices |
|------------------|---|
| Pro Edition | Agilex Stratix (10) Arria (10) Cyclone (10 GX) |
| Standard Edition | Stratix (V,IV) Arria (10,V GZ,V,II) Cyclone (10 LP,V,IV) MAX (10,V,II) |
| Lite Edition | Arria (II) Cyclone (10 LP,V,IV) MAX (10,V,II) |

Section Three

Designing with Intel® Quartus® Prime Software

Welcome to the Intel® Quartus® Prime Design Software!



Default Operating Environment

The screenshot displays the Quartus Prime Pro Edition IDE interface. The top menu bar includes File, Edit, View, Project, Assignments, Processing, Tools, Window, and Help. The toolbar contains various icons for file operations and compilation. The main workspace is divided into several panes:

- Project Navigator:** Located on the left, it shows the project hierarchy. It includes a table with columns for Instance and Entity, listing components like mult_inst and ram_inst. Below this are sections for Tasks, Project Files, and Assignments.
- Tool View window:** The central pane displays the VHDL code for the pipemult.vhd file. It includes a revision history section and the main entity and architecture code.
- IP Catalog:** Located on the right, it shows a list of installed IP blocks, including Project Directory, Library, Basic Functions, DSP, Interface Protocols, Low Power, Memory Interfaces and Controllers, Processors and Peripherals, and University Program.
- Messages window:** Located at the bottom, it displays system messages, including the command: quartus_asm --read_settings_files=off --write_settings_files=off pipemult -c pipemult_lc.

Callouts with black boxes and white text identify these components: "Project Navigator", "Tool View window", "Tasks window", "IP Catalog", and "Messages window".




Section Three

Creating Projects

Intel® Quartus® Prime Design Software Projects

- Description
 - Collection of related design files & libraries
 - Must have a designated top-level entity
 - Target a single device
 - Store settings in the software settings file (.qsf)
 - Compiled netlist information stored in the **qdb** folder in the project directory
- Create new projects with the **New Project Wizard**
 - Can be created using Tcl scripts

New Project Wizard



Select working directory

Name of project can be any name; recommend using top-level file name

Top-level entity does not need to be the same name as top-level file name

New Project Wizard

Directory, Name, Top-Level Entity

What is the working directory for this project?

C:\altera_trn\Quartus_Prime_Foundation_17_1_v1\QPF17_1\VHDL

What is the name of this project?

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

☐ This project uses a Partition Database (.qdb) file for the root partition


Use Existing Project Settings...

Tcl: project_new <project_name>

Project Type

- Create a blank project or use templates from Intel® FPGA Design Store


<https://fpgacloud.intel.com/devstore/>



Add Files

- Add design files
 - Graphic
 - VHDL
 - Verilog
 - SystemVerilog
 - EDIF
 - VQM
 - Intel® FPGA IP
 - Platform Designer

- Add library paths
 - User libraries
 - Pre-compiled VHLD packages



```
Tcl: set_global_assignment -name VHDL_FILE <filename.vhd>
```

```
Tcl: set_global_assignment -name USER_LIBRARIES <library_path_name>
```

Device Selection

New Project Wizard

Family, Device & Board Settings

Device Board

Select the family and device you want to target for compilation. You can install additional device support with the Install Devices command on the Tools menu. To determine the version of the Quartus Prime software in which your target device is supported, refer to the [Device Support List](#) webpage.

Device family

Family: Arria 10 (GX/SX/GT) Device: Arria 10 GX

Target device

☒ Specific device selected in 'Available devices' list

☐ Other: n/a

Show in 'Available devices' list

Package: FBGA Pin count: 1932 Core speed grade: 1 Transceiver speed grade: 2 Name filter: Show advanced devices

Available devices:

| Name | Core Voltage | ALMs | Total I/Os | GPIOs | HSSI Channels | PCIe Hard IP Blocks | Memory Bits | M20K | |
|---------------------|---------------|--------|------------|-------|---------------|---------------------|-------------|------|---|
| 10AX115S2F45I1SG | 0.9V or 0.95V | 427200 | 960 | 624 | 72 | 4 | 55562240 | 2713 | 1 |
| 10AX115S2F45I1SG... | 0.95V | 427200 | 960 | 624 | 72 | 4 | 55562240 | 2713 | 1 |
| 10AX115U2F45E1SG | 0.9V or 0.95V | 427200 | 928 | 480 | 96 | 4 | 55562240 | 2713 | 1 |
| 10AX115U2F45I1SG | 0.9V or 0.95V | 427200 | 928 | 480 | 96 | 4 | 55562240 | 2713 | 1 |

Choose device family & family category (transceiver options, SoC options, etc.)


Filter device list

Choose specific part from list

```
Tcl: set_global_assignment -name FAMILY "device family name"
Tcl: set_global_assignment -name DEVICE <part_number>
```


EDA Tools Settings

- Choose EDA tools and file formats
- Settings can be changed or added later



New Project Wizard

EDA Tool Settings

Specify the other EDA tools used with the Quartus Prime software to develop your project.


EDA tools:

| Tool Type | Tool Name | Format(s) |
|-----------------------|---------------------|-------------|
| Design Entry/Synth... | <None> | <None> |
| Simulation | ModelSim-Intel FPGA | Verilog HDL |
| Board-Level | Signal Integrity | <None> |

< Back **Next >** Finish Cancel Help

Done!

- Review results & click **Finish** when done



New Project Wizard


Summary

When you click Finish, the project will be created with the following settings:


| | |
|---------------------------------|--|
| Project directory: | C:\altera_trn\Quartus_Prime_Foundation_17_1_v1\QPF17_1\Verilog |
| Project name: | pipemult |
| Top-level design entity: | pipemult |
| Number of files added: | 0 |
| Number of user libraries added: | 0 |
| Device assignments: | |
| Design template: | n/a |
| Family name: | Arria 10 (GX/SX/GT) |
| Device: | 10AX115N2F45E1SG |
| Board: | n/a |
| EDA tools: | |
| Design entry/synthesis: | <None> (<None>) |
| Simulation: | ModelSim-Intel FPGA (Verilog HDL) |
| Timing analysis: | 0 |
| Operating conditions: | |
| Core voltage: | 0.9V |
| Junction temperature range: | 0-100 °C |

< Back Next > **Finish** Cancel Help

Intel® Quartus® Prime Design Software Full Compilation Flow



Pin Planner



- Interactive graphical tool for assigning pins
 - Drag & drop pin assignments
 - Set pin I/O standards
 - Reserve future I/O locations
- Default window panes
 - Package View
 - All Pins list
 - Groups list
 - Tasks window
 - Report window

Assignments menu → **Pin Planner**, toolbar, or **Tasks** window

Pin Planner Window

The screenshot shows the Pin Planner window for an Arria 10 - 10AX115S2F4511SG. The window is divided into several sections:

- Toolbar:** A vertical toolbar on the left side of the window, containing various icons for pin planning tasks.
- Groups list:** A panel on the left side of the window, showing a list of groups and their directions. It includes a search bar and a list of groups with their names and directions.
- Package View:** A central panel showing a top view of the flip chip package, with pins and their locations displayed.
- Tasks pane:** A panel on the left side of the window, showing a list of tasks and their progress. It includes a search bar and a list of tasks with their names and progress.
- Pin Legend:** A panel on the right side of the window, showing a list of pin types and their symbols. It includes a search bar and a list of pin types with their names and symbols.
- All Pins list:** A table at the bottom of the window, showing a list of all pins and their properties. It includes columns for Node Name, Direction, Location, I/O Bank, Fitter Location, I/O Standard, Reserved, Current Strength, Slew Rate, and Differential Pair.


| Node Name | Direction | Location | I/O Bank | Fitter Location | I/O Standard | Reserved | Current Strength | Slew Rate | Differential Pair |
|-----------|-----------|----------|----------|-----------------|--------------|----------|------------------|-----------|-------------------|
| clk1 | Input | | | PIN_G26 | 1.8 V | | 12mA ...ault | | |
| dataa[15] | Input | | | PIN_AR34 | 1.8 V | | 12mA ...ault | | |
| dataa[14] | Input | | | PIN_AU36 | 1.8 V | | 12mA ...ault | | |
| dataa[13] | Input | | | PIN_AY32 | 1.8 V | | 12mA ...ault | | |
| dataa[12] | Input | | | PIN_AL32 | 1.8 V | | 12mA ...ault | | |
| dataa[11] | Input | | | PIN_AV35 | 1.8 V | | 12mA ...ault | | |
| dataa[10] | Input | | | PIN_AV33 | 1.8 V | | 12mA ...ault | | |
| dataa[9] | Input | | | PIN_AU35 | 1.8 V | | 12mA ...ault | | |

Section Three

Software Compilation

What is Synthesis?


Translates HDL source files into an atom netlist



What is the Fitter? (1)

Place & route engine for finding a solution in a “reasonable” amount of time


- Consists of multiple stages
 - End of each stage referred to as a **checkpoint (CP)**
- Prior stages must be complete before running later stages



* Retime for Intel® Hyperflex™ FPGA architectures

What is the Fitter? (2)

- Output of each stage is a database referred to as a **snapshot (SS)**
- Useful for incremental optimization
 - Optimize design at each checkpoint
 - Save compile time by only running affected stage(s)



* Retime for Intel® Hyperflex™ FPGA architectures

Netlist Viewers

Tools menu → Netlist Viewers

The screenshot displays the RTL Viewer interface for a project named 'pipemult'. The window title is 'RTL Viewer - C:/altera_trn/Quartus_Prime_Foundation_17_1_v1/QPF17_1/Verilog/pipemult - pipemult'. The menu bar includes File, Edit, View, Tools, Window, and Help. A search bar for 'altera.com' is in the top right. The toolbar contains various navigation and editing icons. The 'Netlist Navigator' panel on the left shows a tree structure for 'pipemult:1', including instances like 'mult:mult_inst' and 'ram:ram_inst'. The 'Display' panel below it allows setting node, port, and pin names to 'Show full name'. The main 'Schematic view' area shows a circuit diagram with components like 'mult:mult_inst', 'ram:ram_inst', and a register 'q[0]~reg[31.0]'. Signals like 'dataa[15.0]', 'clk1', 'rdaddress[5.0]', and 'wren' are connected to the components. A status bar at the bottom shows '100%' zoom and '00:00:02' time.

Netlist Navigator


Display

Schematic view

Note: Must perform elaboration first (e.g. Analysis & Elaboration OR Analysis & Synthesis)


Schematic View (RTL Viewer)

- Represents design using logic blocks & nets
 - I/O pins
 - Registers
 - Muxes
 - Gates (AND, OR, etc.)
 - Operators (adders, multipliers)



Schematic View (Technology Map Viewer)

- Represents design using atoms
 - I/O pins & cells
 - Logic cells (Lcells)
 - Memory blocks
 - MAC (DSP blocks)



Using the Netlist Navigator

The screenshot displays the RTL Viewer interface for a project named 'pipemult'. The Netlist Navigator on the left shows a tree structure under 'pipemult' with 'Instances' expanded, listing 'mult:mult_inst' and 'ram:ram_inst'. The 'ram:ram_inst' is highlighted. A red arrow points from this highlight to a schematic diagram on the right, where the 'ram:ram_inst' block is highlighted in green. Another red arrow points from a text box to the 'Instances' folder in the Netlist Navigator.

RTL Viewer - C:/altera_trn/Quartus_Prime_Foundation_17_1_v1/QPF17_1/Verilog/pipemult - pipemult

File Edit View Tools Window Help

Netlist Navigator

pipemult

- Instances
 - mult:mult_inst
 - ram:ram_inst
- Primitives
- Ports

Highlighting object in Netlist Navigator highlights that element in schematic view

Expanding instances shows blocks within including:

- Instances
- Primitives
- Ports

Schematic diagram showing the 'ram:ram_inst' block with inputs: clock, data[31..0], rdaddress[5..0], wraddress[5..0], wren, and output q[31..0].

Chip Planner

- Graphical view of design resource usage in target device
- Displays
 - Graphical layout of device resources
 - Routing channels between device resources
 - Global clock regions
- Uses
 - View placement of design logic
 - View connectivity between resources used in design
 - Make placement assignments
 - Debugging placement-related issues

Chip Planner



Tools menu or toolbar

The screenshot shows the Intel Chip Planner application window. The main area displays a device floorplan (Chip View) with a central green block labeled "Memory block in use" and surrounding blue blocks labeled "Unused LAB". A red arrow points from the "Memory block in use" label to the green block. Another red arrow points from the "Unused LAB" label to a blue block. The interface includes a menu bar (File, Edit, View, Tools, Window, Help), a toolbar on the left, and several panels: "Report" (top left), "Tasks" (bottom left), "Node Properties" (top right), and "Layers Settings" (bottom right). The "Layers Settings" panel shows a table with properties for the selected element "ram_block5a0".

Report window

Tasks window

Device floorplan aka Chip View

Memory block in use

Unused LAB

Selected Node Properties

Layers Settings

| Properties/Modes | |
|-----------------------|-----------------------------------|
| Full Name | dp_core_i vip vfb vfb pkt_trans_r |
| Full Name with entity | N/A |
| Coordinate | (84 , 155) |

RAM

Properties Fan-in Fan-out

Node Properties Layers Settings Color Legend

Why Did I Receive Undesired Results?

- Incorrect coding
- Non-recommended coding style
- Suboptimal synthesis & fitting settings/constraints
- Use tools described to find problems and help fix them
- For more details on optimizing designs based on undesired results, please attend the course [Intel® FPGA Timing Closure](#)
- To take advantage of the Intel Arria® 10 and Cyclone® 10 architecture, register for the free, online class [Creating High-Performance Designs in 20 nm Intel FPGAs](#)

Compilation Summary

- Compilation includes synthesis & fitting
- Compilation Report contains detailed information on compilation results
- Use Intel® Quartus® Prime Design Software tools to understand how design was processed
 - RTL Viewer
 - Technology Map Viewers
 - Chip Planner

Section Three-F

A Taste of Programming


Programming Files

- **.sof (SRAM Object File)**
 - Used to configure FPGAs directly from Intel® Quartus® Prime Design Software through download cable
 - Always generated by default during a full compilation by the Assembler


Programming File Conversion

- The assembler, by default, automatically generates **.sof** files for any FPGA
 - May generate additional single-device programming file types from Device settings dialog box (**Device and Pin Options** → **Programming Files**)
- **.sof** files can only be used by the programmer to directly configure FPGA
- Other configuration solutions may require converting **.sof** file(s) into other file formats


The Programmer




Tools menu → Programmer



Program your FPGA



Test your design



Live Hardware



ELECTRICAL & COMPUTER
ENGINEERING
UNIVERSITY of WASHINGTON

LabsLand

This FPGA is hosted at University of Washington.

01:22

Leave now

Altera FPGA Laboratory



9

8

7

6

5

4

3

2

1

0

KEY3

KEY2

KEY1


KEY0

Labsland


LabsLand

Real laboratories, on the Internet

- LabsLand connects schools and universities with **real laboratories** available somewhere else on the Internet. A real laboratory can be a small Arduino powered robot in Spain, a kinematics setup in Brazil or a radioactivity testing lab in Australia. They are real laboratories, not simulations: the laboratories are physically there, and students from these schools and universities access them.
- Fee based model to access labs (no charge today!)



- Two modes:
- IDE mode is an overlay on Quartus. No software or hardware install required by the user. Compiles are on the cloud. Some limitations on IP usage and debug capabilities
- No-IDE mode requires local software installation and utilizes Labsland remote FPGA hardware installation – this is what you will use in today's lab



Compilation Support Resources

- [Intel® Quartus® Prime Software User Guide chapters](#)
 - Design Compilation User Guide: Design Compilation
 - Design Optimization User Guide: Optimizing the Design Netlist
 - Design Optimization User Guide: Analyzing and Optimizing the Design Floorplan
- Training courses
 - [Incremental Optimization with the Intel Quartus Prime Pro Edition Software](#) (online)
 - [Using the Intel Quartus Prime Pro Software: Chip Planner](#) (online)
 - [Intel FPGA Timing Closure](#) (instructor-led)

Copyright © 2022 Intel Corporation.

This document is intended for personal use only.

Unauthorized distribution, modification, public performance, public display, or copying of this material via any medium is strictly prohibited.

The Intel logo is centered on a solid blue background. It features the word "intel" in a white, lowercase, sans-serif font. A small, light blue square is positioned above the first vertical stroke of the letter 'i'. To the right of the word "intel" is a small white registered trademark symbol (®).

intel®