Beginner Workshop for Intel FPGAs



intel®

Course Topics

- What is an FPGA?
- Introduction to Intel FPGAs
- Applications of FPGAs
- Quartus Prime design software tool flow
- Creating Projects
- Design entry
- Pin Planner
- Synthesis and Fitter
- Analyzing reports
- Implementation on FPGA Board
- Remote Hands free Labsland Setup

Course Outline

- FPGA Overview
  - FPGAS, What, Why, Where?
  - FPGA architecture
  - How an FPGA becomes what you want it to be
  - FPGA design flow

- Intel® Quartus® Software
  - Basics
  - Create a new project
  - Design Entry
  - Pin Planner & Assignment Editor
  - Compilation: Synthesis & Fitter
  - Programming the Device

Intel® FPGA Products

intel ARRIA	intel STRATIX	intel AGILEX™	intel CYCLONE	intel MAX
FPGA Mid-range FPGAs SoC & Transceivers	FPGA Optimized for High Bandwidth	FPGA Optimized for High Bandwidth	FPGA Cost/Power Balance SoC & Transceivers	FPGA/CPLD Lowest Cost, Lowest Power

Resources

Embedded Soft and Hard Processors

Nios® II

Arm*

Design Software

Intel® Quartus® Prime
Design Software

Intel® FPGA SDK for OpenCL™

Acceleration Boards & Development Kits

Intellectual Property (IP)

- Industrial
- Computing
- Enterprise

Intel SoC FPGA Portfolio



Section One

What is an FPGA?

What is an FPGA?

- First, let's define the acronym
- It's a Field Programmable Gate Array.

What is an FPGA?

- Field Programmable Gate Array
- Lego® bricks made to any design of choice
- A programmable chip

“Field Programmable Gate Array” (FPGA)

- “Gates” refers to transistors
  - These are the tiny pieces of hardware on a chip that make up the design
- “Array” means there are many of them manufactured on the chip
  - Many = Billions
  - They are arranged into larger structures as we will see
- “Field Programmable” means the connections between the internal components are programmable after deployment

- **FPGA = Programmable Hardware**

How an FPGA Becomes What You Want It To Be

- The FPGA is made up of small building blocks of logic and other functions

How an FPGA Becomes What You Want It To Be

- The FPGA is made up of small building blocks of logic and other functions
- The building blocks you **Choose**



How an FPGA Becomes What You Want It To Be

- The FPGA is made up of small building blocks of logic and other functions



- The building blocks you **Choose**
- How you **Configure** them

How an FPGA Becomes What You Want It To Be

- The FPGA is made up of small building blocks of logic and other functions



- The building blocks you **Choose**
- How you **Configure** them
- And how you **Connect** them

Determine what function the FPGA performs

Blocks Used to Build What You've Coded



Look-up Tables and Registers

Custom XOR

Custom state machine

Custom 64-bit bit-shuffle and encode

LUT – The Foundation



LUT – The Foundation

- The green boxes at the top of this diagram correspond to various signals from other parts of our design. Here we have 16 of them and we can imagine them being numbered 0 to 15.
- Therefore, with just one 4-input LUT we can design a circuit that selects any one of those signals to get passed to our output, Y.
- Each entry is coded as 4-bit Boolean with A, B, C, and D representing each of the bits.
- The logic is called a lookup table because the output is selected by "looking up" the correct programmed level and routing it through the multiplexers based on the LUT input signals.

LUT – The Foundation

- If you follow the red path in reverse from bottom to top, you will see by setting bit A to 0, bit B to 1, bit C to 0 and bit D to 1, we get the 6th green box. So the input code 0101 corresponds to a 1 being passed to output Y.
- If you are familiar with Boolean counting, you will recognize that 0101 represents the number 5, which is the 6th value in a number sequence beginning with 0.
- Similarly, to get the first box, we would have code 0000, and to get the last box we would have code 1111, which is 15 in Boolean. Therefore, by using just 4 select bits, you can create any logic you need.
- The path show here corresponds to "not A" and B and "not C" and D.

- As a designer using the Quartus Prime tools, you will be able to see which logic function Quartus Prime assigned to a particular lookup table in your design.

LUT – The Foundation

BACK TO THE BASICS

A	Z
0	1
1	0



Inverter
Z = ~A

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1

OR
Z = A | B

A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1

AND
Z = A & B

S	A	B	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1



2:1 MUX
Z = (~S & A) | (S & B)

Lookup Tables

- A lookup table (LUT) is the foundation of an FPGA
- They come in various sizes – many FPGAs use a 4-bit lookup table (Intel FPGAs use 4- and 8-bit lookup tables)
- For 4-bit LUT, Z = f(A,B,C,D)
  - Where is f is a Boolean function of any four variables (16 possible combinations)



Logic Array Building Blocks



x 10

The Adaptive Logic Module (ALM)



Logic Array Blocks (LABs)

- Groups of 10 ALMs
- Row and column programmable interconnect
- Arranged in an array
- Interconnect may span all or part of the array



Blocks Used to Build What You've Coded



23

Blocks Used to Build What You've Coded



DSP Blocks



24

Then, It's All Connected Together

Blocks are connected with **custom routing** determined by your code



Benefits of FPGA

REPROGRAMMABLE & FLEXIBLE

PRODUCT LONGEVITY

REDUCED TIME-TO-MARKET

MARKET-SIZE OPTIMIZED

FPGA Market…

Consumer Automotive

Entertainment
Broadband
Audio/video
Video display

Automotive
Navigation
Entertainment

Test, Measurement, & Medical

Instrumentation
Medical
Test equipment
Manufacturing

Communications Broadcast

Wireless
Cellular
Base stations
Wireless LAN

Networking
Switches
Routers

Wireline
Optical
Metro
Access

Broadcast
Studio
Satellite
Broadcasting

Military & Industrial



Military
Secure comm.
Radar
Guidance and control

Security & Energy Management
Card readers
Control systems
ATM

Computer & Storage



Computers
Servers
Mainframe

Storage
RAID
SAN

Office Automation
Copiers
Printers
MFP

Specification to HDL to Programmed FPGA






```
module TwoDepthDelay (
  input dataIn,
  input clk,
  input reset,
  output reg dataOut);

  reg intermediate;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      dataOut      <= 1'b0;
      intermediate <= 1'b0;
    end  // if reset

    else begin
      intermediate <= dataIn;
      dataOut      <= intermediate;
    end //else
  end //always

endmodule
```

Traditional FPGA Design Process

HDL

Behavioral Simulation



Synthesis



Place & Route / Timing Analysis / Timing Closure

Intel® Quartus® Prime

Design Software



Intel FPGAs

- Flexible, multi-functional reprogrammable silicon
- Custom hardware functionality
- Bare-metal speed and reliability
- Truly parallel in nature

INTEL® FPGA : APPLICATION SPECIFIC PERFORMANCE

The right performance and features for the right application

Management, Sensors and edge devices

- Board Management
- Edge Compute
- I/O Expansion
- Automobile sensors, traffic sensors

Vision systems, and purpose-built, application-specific hardware

- Machine Vision
- Embedded Vision
- Robotics
- Infotainment

Scalable and efficient computing performance

- Datacenter
- Networking
- Military / Defense
- ADAS

Cloud, datacenter, and HPC

- Datacenter / CSP Acceleration
- 5G Wireless
- Network Communications
- Military / Defense

Cloud, datacenter, and HPC



- Datacenter / CSP Acceleration
- 5G Wireless Infrastructure
- Network Communications
- Military / Defense

MAX 10 FPGA



FPGAs "Hardened" features (Cyclone V)



Section Two

High Level Description of FPGA Design

How do you design for an FPGA?



Design Entry

Various forms of design entry

- Verilog
- VHDL
- State machine
- Schematic

Design Idea

```
2   module spooky_led (
3   clk,
4   LED
5   );
6
7   input clk;
8   output LED;
9
10  reg [31:0] counter;
11  reg LED_status;
12
13
14
15  initial begin
16  counter <= 32'b0;
17  LED_status <= 1'b0;
18  end
19
20  always @ (posedge clk)
21  begin
22  counter <= counter + 1'b1;
23      if (counter > 50000000)
24      begin
25      LED_status <= !LED_status;
26      counter <= 32'b0;
27      end
28  end
29
30  assign LED = LED_status;
31
32  endmodule
```

Design code (HDL)

Intel® Quartus® Prime Design Software Full Compilation Flow



Intel® Quartus® Prime Design Software

- Fully-integrated development tool
  - Multiple design entry methods
  - Logic synthesis
  - Place & route
  - Device programming
- Simulation
  - Supports standard HDL simulation tools
  - Includes Questa*-Intel FPGA Starter Edition tool
    - Optional upgrade to Questa-Intel FPGA Edition tool
  - See comparison
    - https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/questa-edition.html

Software Selector



Quartus Edition	Supported Devices
Pro Edition	**Agilex** **Stratix** (10) **Arria** (10) **Cyclone** (10 GX)
Standard Edition	**Stratix** (V,IV) **Arria** (10,V GZ,V,II) **Cyclone** (10 LP,V,IV) **MAX** (10,V,II)
Lite Edition	**Arria** (II) **Cyclone** (10 LP,V,IV) **MAX** (10,V,II)

Section Three

Designing with Intel® Quartus® Prime Software

Welcome to the Intel® Quartus® Prime Design Software!



Default Operating Environment



Section Three

Creating Projects

Intel® Quartus® Prime Design Software Projects

- Description
  - Collection of related design files & libraries
  - Must have a designated top-level entity
  - Target a single device
  - Store settings in the software settings file **(.qsf)**
  - Compiled netlist information stored in the **qdb** folder in the project directory
- Create new projects with the **New Project Wizard**
  - Can be created using Tcl scripts

New Project Wizard







Select working directory

Name of project can be any name; recommend using top-level file name

Top-level entity does not need to be the same name as top-level file name



Tcl: project_new <project_name>

Project Type

- Create a blank project or use templates from Intel® FPGA Design Store

  https://fpgacloud.intel.com/devstore/



Add Files

- Add design files
  - Graphic
  - VHDL
  - Verilog
  - SystemVerilog
  - EDIF
  - VQM
  - Intel® FPGA IP
  - Platform Designer
- Add library paths
  - User libraries
  - Pre-compiled VHLD packages



Tcl: set_global_assignment –name VHDL_FILE <filename.vhd>

Tcl: set_global_assignment –name USER_LIBRARIES <library_path_name>

Device Selection



Choose device family & family category (transceiver options, SoC options, etc.)

Filter device list

Choose specific part from list

Tcl: set_global_assignment –name FAMILY "device family name"
Tcl: set_global_assignment –name DEVICE <part_number>

EDA Tools Settings

- Choose EDA tools and file formats
- Settings can be changed or added later



Done!

- Review results & click **Finish** when done



Intel® Quartus® Prime Design Software Full Compilation Flow



Pin Planner

- Interactive graphical tool for assigning pins
  - Drag & drop pin assignments
  - Set pin I/O standards
  - Reserve future I/O locations
- Default window panes
  - Package View
  - All Pins list
  - Groups list
  - Tasks window
  - Report window

Assignments menu → **Pin Planner**, toolbar, or **Tasks** window

Pin Planner Window



Section Three

Software Compilation

What is Synthesis?

Translates HDL source files into an **atom netlist**



What is the Fitter? (1)

Place & route engine for finding a solution in a "reasonable" amount of time

- Consists of multiple stages
  - End of each stage referred to as a **checkpoint (CP)**
- Prior stages must be complete before running later stages



* Retime for Intel® Hyperflex™ FPGA architectures

What is the Fitter? (2)

- Output of each stage is a database referred to as a **snapshot (SS)**
- Useful for incremental optimization
  - Optimize design at each checkpoint
  - Save compile time by only running affected stage(s)



* Retime for Intel® Hyperflex™ FPGA architectures

Netlist Viewers

Tools menu → **Netlist Viewers**



Netlist Navigator

Display Settings

Note: Must perform elaboration first (e.g. Analysis & Elaboration OR Analysis & Synthesis)

Schematic View (RTL Viewer)

- Represents design using logic blocks & nets
  - I/O pins
  - Registers
  - Muxes
  - Gates (AND, OR, etc.)
  - Operators (adders, multipliers



Schematic View (Technology Map Viewer)

- Represents design using atoms
  - I/O pins & cells
  - Logic cells (Lcells)
  - Memory blocks
  - MAC (DSP blocks)



Using the Netlist Navigator



Chip Planner

- Graphical view of design resource usage in target device
- Displays
  - Graphical layout of device resources
  - Routing channels between device resources
  - Global clock regions
- Uses
  - View placement of design logic
  - View connectivity between resources used in design
  - Make placement assignments
  - Debugging placement-related issues

Chip Planner

Tools menu or toolbar



Why Did I Receive Undesired Results?

- Incorrect coding
- Non-recommended coding style
- Suboptimal synthesis & fitting settings/constraints
- Use tools described to find problems and help fix them
- For more details on optimizing designs based on undesired results, please attend the course Intel® FPGA Timing Closure
- To take advantage of the Intel Arria® 10 and Cyclone® 10 architecture, register for the free, online class Creating High-Performance Designs in 20 nm Intel FPGAs

Compilation Summary

- Compilation includes synthesis & fitting
- Compilation Report contains detailed information on compilation results
- Use Intel® Quartus® Prime Design Software tools to understand how design was processed
  - RTL Viewer
  - Technology Map Viewers
  - Chip Planner

Section Three-F

A Taste of Programming

Programming Files

- **.sof** (SRAM Object File)
  - Used to configure FPGAs directly from Intel® Quartus® Prime Design Software through download cable
  - Always generated by default during a full compilation by the Assembler

Programming File Conversion

- The assembler, by default, automatically generates **.sof** files for any FPGA
  - May generate additional single-device programming file types from Device settings dialog box (**Device and Pin Options → Programming Files**)
- **.sof** files can only be used by the programmer to directly configure FPGA
- Other configuration solutions may require converting **.sof** file(s) into other file formats

The Programmer

Tools menu → **Programmer**



Program your FPGA



Test your design



Live Hardware

Labsland

LabsLand

Real laboratories, on the Internet

- LabsLand connects schools and universities with **real laboratories** available somewhere else on the Internet. A real laboratory can be a small Arduino powered robotrin Spain, a kinematics setup in Brazil or a radioactivity testing lab in Australia. They are real laboratories, not simulations: the laboratories are physically there, and students from these schools and universities access them.
- Fee based model to access labs (no charge today!)



Labs Land

Real laboratories, on the Internet

- Two modes:
- IDE mode is an overlay on Quartus. No software or hardware install required by the user. Compiles are on the cloud. Some limitations on IP usage and debug capabilities
- No-IDE mode requires local software installation and utilizes Labsland remote FPGA hardware installation – this is what you will use in today's lab



Compilation Support Resources

- Intel® Quartus® Prime Software User Guide chapters
  - Design Compilation User Guide: Design Compilation
  - Design Optimization User Guide: Optimizing the Design Netlist
  - Design Optimization User Guide: Analyzing and Optimizing the Design Floorplan
- Training courses
  - Incremental Optimization with the Intel Quartus Prime Pro Edition Software (online)
  - Using the Intel Quartus Prime Pro Software: Chip Planner (online)
  - Intel FPGA Timing Closure (instructor-led)


intel