RV Day 2 - Introduction to ABI and basic verification flow

RV-D2SK1 - Application Binary interface (ABI)

RV_D2SK1_L1_Introduction to Application Binary Interface

- Application -- (java, C, C++ interface) -- Program-Standard Libraries -- Operating System -- (ISA) -- RISC-V,ARM, x86 – RTL – Hardware.
- Available to programmer directly known as User ISA and User & system ISA.
- Application Program has a direct access the registers of RISC_V architecture via System call .
- The way the System call does is called as Application Binary Interface (System Call Interface).

RV_D2SK1_L2_Memory Allocation For Double Words

- Number can be loaded to registers in two different ways:
- First one is directly to 64bit registers, limited amount of registers so limited amount of data is stored. Secondly, major amount of data can be stored in the memory, and then from the memory it can be loaded to the register.
- RISC-V belongs to little-endian memory addressing system.

RV_D2SK1_L3_Load, Add And Store Instructions With Example

- Load Instructions & their representation in computer : -
  - Array M of 3 doubleword [ld x8, 16(x23)]
  - size [32 bit]

0-6	opcode	load doubleword	ld
7-11	rd	destination register 'rd'	x8
12-14	funct3	additional opcode bits	ld
15-19	rs1	source register ,5 bits	x23
20-31	immediate	offset 'imm'	16

- Add Instructions: [add x8, x24, x8]

0-6	opcode	add command	add
7-11	rd	destination register	x8
12-14	funct3	additional opcode bits	add
15-19	rs1	source register 'rs1'	x24
20-24	rs2	source register 'rs2'	x8
25-31	funct7	additional opcode	add

- Store instruction (store back to memory) : [sd x8, 8(x23)]

0-6	opcode	store doubleword	sd
7-11	immediate [4:0]	offset 'imm'	8
12-14	funct3	additional opcode bits	sd
15-19	rs1	source register	x23
20-24	rs2	data register 'rs2'	x8
25-31	immediate [11:5]	offset 'imm'	8

RV_D2SK1_L4_Concluding 32-registers And Their Respective ABI Names

- R-type instruction: instructions which works only on registers, example add.
- I-type instruction: instructions which works on both registers and immediate registers , example load.
- S-type instructions: instructions which works on store/ source registers & the immediate registers also use to store registers, example store.

Register	ABI names	Usage	saver
X0	zero	hard-wired zero	-
X1	ra	return address	caller
X2	sp	stack pointers	callee
X3	gp	global pointers	-
X4	tp	thread pointers	-
X5-x7	t0-2	temporaries	caller
X8	s0/fp	saved registers/frame pointers	callee
X9	s1	saved registers	callee
X10-x11	a0-1	function arguments/return values	caller
X12-x17	a2-7	function arguments	caller
X18-x27	s2-11	saved registers	callee
X28-x31	t3-6	temporaries	callee

RV-D2SK2 - Lab work using ABI function calls

RV_D2SK2_L1_Study New Algorithm For Sum 1 to N Using ASM language

Start

Initialize a4 with ‘zero’

Initialize a3 with ‘zero’

Store count ’10 in a2

A4=a3+a4

A3=a3+1

Decision of whether a3<a2?

If ‘YES’ -- back to a4=a3+a4

If ‘NO’ -- A0=a4+zero

End

RV_D2SK2_L2_Review ASM Function Call



RV_D2SK2_L3_Simulate New C Program With Function Call







RV-D2SK3 - Basic verification flow using Verilog

RV_D2SK3_L1_Lab To Run C-Program On RISC-V CPU