## NOV-Dec 2017

Total No. of Questions-8] [Total No. of Printed Pages-3 Seat [5252]-569 No. S.E. (Computer) (Second Semester) EXAMINATION, 2017 MICROPROCESSOR (2015 PATTERN) Time: Two Hours Maximum Marks: 50 Solve Q. 1 or Q. 2; Q. 3 or Q. 4; Q. 5 or Q. 6; N.B. := (i)7 or Q. 8. Neat diagrams must be drawn wherever necessary. Figures to the right indicate full marks. (iii)Assume suitable data, if necessary. (iv)Explain immediate and register addressing mode with an 1. (a)examples. [2] Explain with example SHL and ROL instructions. (b) Explain in detail the control registers of 80386. (c)[6]Or2. Explain MSW. (a) [2] Explain paging mechanism. (b) [4]Explain the following instructions, mention flags affected: [6] (c) (i) LIDT (ii) CLD (iii) MOVS.

LIBRAR

3.		[2]
	( <i>b</i>	Differentiate between memory mapped I/O and I/O mapped
		I/O.
	(c)	Draw and briefly explain Task State Someont
		Figure 1 date Segment. [6]
		Or
4.	(a)	a page fault occur ? [2]
	(b)	Explain any two I/O privilege instructions. [4]
	(c)	
	**	as an intermed by the
		as an interrupt handler. [6]
		9 10°.
<b>5.</b>	(a)	What are the contents of various registers of processor 80386
		after reset ?
	( <i>b</i> )	How many debug registers are present in 80386? List and
		draw all of them.
	( )	$\mathbb{Z}$
	(c)	With neat diagram explain the process of linear adress formation
		in V86 mode.
		Or [6]
<b>.</b>	(a)	Write short note on "It-
		Write short note on "Instruction Address Breakpoint". [3]
	<i>(b)</i>	What all initializations required to start processor in real mode
		after reset ?
	(c)	With neat diagram explain "Entering and leaving V86 mode".
		- did leaving V86 mode".
		[6]

[5252]-569

<b>7.</b>	(a)	Explain HOLD and HLDA signals of 80386DX.	[3]
	( <i>b</i> )	List various bus states when address pipelining is used	. [4]
	(c)	Draw read cycle with non-pipelined address timing.	[6]
, s		Or  Explain the following signals:	
8.	(a)	Explain the following signals:	[3]
		(i) NMH	
		(iii) INTR	
		(iii) RESET	
	(b)	Draw and explain 80387 register stack.	[4]
	(c)	Draw 'write cycle with pipelined address timing'.	[6]
-			
		200	
		25-67	
		Draw and explain 80387 register stack.  Draw write cycle with pipelined address timing.	10
			5
		6	*
		5.	
		Eligh of the state	
ū.			
		A. The	

[5252]-569