

1 Benchmarks

1.1 introduction

In science computer simulation has become an important tool. Simulation are becoming more and more advanced which increase the amount of data that are being generated. This data gets stored on harddrive and loaded again when its time to analyze the data. By doing in-situ real-time analysis where the data gets analyzed immediately after being generated. By doing computer simulation this way it may be possible to save time and hardware resources.

1.1.1 Hardware

The program have been tested on a server with the following hardware.

Motherboard: Supermicro X11DPU-Z+

CPU: Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz, 32 core

DRAM: Samsung RDIMM, 2666 MT/s.

NVDIMM: Micron Technology NV-DIMM , 2933 MT/s

Both CPU have twelve memory slots each. Each CPU have six channels. There are one DRAM and one NVDIMM sharing one channel.

1.2 STREAM DRAM

The STREAM[1] benchmark is a synthetic and simple benchmark that is designed to measure bandwidth in MB/s. This benchmark is seen as the standard for measuring memory bandwidth and has not been modified in any way after it was downloaded from the creators websites. The benchmark test memory bandwidth by running four different tests. The first one test is copy where the elements in one array is copied to another array. The second test is called scale where each element are multiplied with a constant and the result is placed in a second array, the index of the element in the first array and the result in the second array is the same. Third test is add where the elements from two different arrays with the same index are added together and place in a third array where the index is the same as in the two other arrays. Last test is the triad where the one array is multiplied with a constant then added together with a second array and then placed in a third array.

The benchmark run the test 32 times and only on one socket, every times it restart with one extra thread is added. The CPU has 16 cores and when the thread number surpass that number it starts using the hyper thread on the same core. The Linux program numactl is also used to manage the number of threads and what socket the benchmark is allowed to used. The result is what was expected, adding more threads in beginning will give a big increase in transfer speed. But at thread 5 there gains in transfer speed will start to diminish and at thread 11 there will be very little increase in transfer speed when adding more threads.

This means that it might be possible to allocate five of the sixteen threads to work on NVDIMM and not loose a significant amount of performance for the eleven remaining threads that are still working on DRAM.




Figure 1: DRAM Stream

1.3 STREAM NVDIMM

The stream NVDIMM benchmark measure the memory speed of the NVDIMM. This benchmark is the same as the STREAM benchmark has been descibed in chapter 1.2. The different is that the memory type have been changed from DRAM to NVDIMM. The code shown in

listing 1 is part of the original code that have been removed from the code.

Listing 1: Original STREAM benchmark code at line 175-181.

```
1 #ifndef STREAM_TYPE
2 #define STREAM_TYPE double
3 #endif
4
5 static STREAM_TYPE a[STREAM_ARRAY_SIZE+OFFSET],
6                   b[STREAM_ARRAY_SIZE+OFFSET],
7                   c[STREAM_ARRAY_SIZE+OFFSET];
```

It has been replaced with the code shown in listing 2. The code starts by opening the memory pool at line 21-27. The code will use a method called initiate at line 28 that will initiate the three arrays. Once this is done the code will continue executing the rest of the STREAM benchmark code which is identical to the original STREAM benchmark code.

Listing 2: Code that has replaced original code.

```
1 PMEMobjpool *pop;
2 POBJ_LAYOUT_BEGIN(array);
3 POBJ_LAYOUT_TOID(array, double);
4 POBJ_LAYOUT_END(array);
5 //Declearing the arrays
6 TOID(double) a;
7 TOID(double) b;
8 TOID(double) c;
9
10 void initiate()
11 {
12     //Initiating the arrays.
13     POBJ_ALLOC(pop, &a, double,
14               (STREAM_ARRAY_SIZE+OFFSET)*sizeof(STREAM_TYPE), NULL,
15               NULL);
14     POBJ_ALLOC(pop, &b, double,
15               (STREAM_ARRAY_SIZE+OFFSET)*sizeof(STREAM_TYPE), NULL,
16               NULL);
15     POBJ_ALLOC(pop, &c, double,
16               (STREAM_ARRAY_SIZE+OFFSET)*sizeof(STREAM_TYPE), NULL,
17               NULL);
16 }
17
18 int main()
```

```

19 {
20     const char path[] = "/mnt/pmem0-xfs/pool.obj";
21     pop = pmemobj_create(path, LAYOUT_NAME, 10737418240,
22         0666);
23     if (pop == NULL)
24         pop = pmemobj_open(path, LAYOUT_NAME);
25     if (pop == NULL) {
26         perror(path);
27         exit(1);
28     }
29     initiate();
30     //The rest of the STREAM benchmark after this.
31 }

```




Figure 2: NVDIMM Stream

1.4 3 benchmarks

This chapter are about three different benchmarks. In the first benchmark data will be copied for a DRAM array to another DRAM array and from a NVDIMM array to another NVDIMM array simultaneously. In the second benchmark data will be copied from DRAM-DRAM arrays and from DRAM-NVDIMM arrays simultaneously. In the last bench-

mark data will be copied from DRAM-DRAM and NVDIMM-DRAM simultaneously.

The purpose of these benchmarks is to get an understanding of how performance will be affected when different threads generates traffic from DRAM and NVDIMM simultaneously. That is why there is three types of benchmarks in order to test all possible combination of traffic. Does a combination of DRAM and NVDIMM threads exist where the total bandwidth of DRAM and NVDIMM threads exceeds what a DRAM alone can archive.

1.4.1 NVM-NVM

The code for this benchmark are described in listing 3. From line 2-14 the code is declaring variables and creating the arrays where the result from the benchmark will be stored. There will be declared two DRAM array and two NVDIMM arrays that will be used in the benchmark. When the threads arrive at line 16 they will synchronize before they are split into two group. Threads with a thread id lower than the number of DRAM threads will pass the if-sentence at line 17, where they will initiate two DRAM array and place values into each element. The rest of the threads will move on to line 27 and enter this bracket. These threads will initiate two NVDIMM arrays and place values into each element. All the threads will then synchronize at line 40 before they will divide into two group at line 41 in the same fashion they did in line 17. All the threads will then start to copy data from one array to the other array. The DRAM threads will copy from DRAM-DRAM array and the NVDIMM threads will copy from NVDIMM-NVDIMM array. They will repeat this for as many times as the user of the benchmark has decided by defining the `total_test` variable as an argument in the command line when the program was started. The time measurement will be started at the beginning of the for-loop at line 45 or 54 and end at the end of the for-loop at line 50 or 60. When the benchmark testing is over the threads will free up their arrays and the benchmark will print out the result.

When the threads pass the barrier at line 40 and begin the benchmark test they will never synchronize another time. Because of this the DRAM threads will complete their tasks a lot earlier then NVDIMM threads because DRAM speed is faster then NVIDMM speed. This also means that once the fastest thread is done the rest of the threads will share more bandwidth among themself and become faster. When more and more threads complete their tasks the faster the remaining

threads will become. In order to get a correct benchmark where all threads have been working the user need to throw out the data where some threads are working when other threads have completed their tasks. Throwing out the last one third is usually enough. There is also a need to throw out atleast the first 25 iterations. This is because the NVDIMM is a lot slower to get started then DRAM.

Listing 3: Benchmark code.

```

1  #pragma omp parallel
2  {
3      //Declearing variables.
4      int thread_id = omp_get_thread_num();
5      int i, j;
6      double *drm_read_array;
7      double *drm_write_array;
8      TOID(double) nvm_read_array;
9      TOID(double) nvm_write_array;
10     srand((unsigned int)time(NULL));
11     #pragma omp master
12     {
13         /* Creates array where the test result will be added.
14          */
15     }
16     //Creates all the arrays needed for the test.
17     #pragma omp barrier
18     if(thread_id < totalThreads-nvmThreads){
19         drm_read_array =
20             (double*)malloc (ARRAY_LENGTH*sizeof(double));
21         drm_write_array =
22             (double*)malloc (ARRAY_LENGTH*sizeof(double));
23         #pragma omp critical
24         {
25             for(i=0;i<ARRAY_LENGTH;i++){
26                 drm_read_array[i] =
27                     ((double)rand()/ (double) (RAND_MAX));
28                 drm_write_array[i] =
29                     ((double)rand()/ (double) (RAND_MAX));
30             }
31         }
32     }
33     else if(thread_id >= totalThreads-nvmThreads){
34         POBJ_ALLOC(pop, &nvm_read_array, double,
35             sizeof(double) * ARRAY_LENGTH, NULL, NULL);
36         POBJ_ALLOC(pop, &nvm_write_array, double,

```

```

        sizeof(double) * ARRAY_LENGTH, NULL, NULL);
30 #pragma omp critical
31 {
32     for(i=0;i<ARRAY_LENGTH;i++){
33         D_RW(nvm_read_array)[i] =
            ((double)rand()/ (double) (RAND_MAX));
34         D_RW(nvm_write_array)[i] =
            ((double)rand()/ (double) (RAND_MAX));
35     }
36     //printf("NVM thread_id: %d, %f\n", thread_id,
        D_RO(nvm_read_array)[11235]);
37 }
38 }
39 //Doing the test.
40 #pragma omp barrier
41 if(thread_id < totalThreads-nvmThreads){
42     //From DRAM to DRAM:
43     for(i=0;i<total_tests;i++){
44         //Time start
45         test_time[thread_id][i] = mysecond();
46         for(j=0;j<ARRAY_LENGTH;j++){
47             drm_write_array[j] = drm_read_array[j];
48         }
49         //Time stop.
50         test_time[thread_id][i] = mysecond() -
            test_time[thread_id][i];
51     }
52 }else if(thread_id >= totalThreads-nvmThreads){
53     //From NVM to NVM:
54     for(i=0;i<total_tests;i++){
55         //Time start
56         test_time[thread_id][i] = mysecond2();
57         for(j=0;j<ARRAY_LENGTH;j++){
58             D_RW(nvm_write_array)[j] =
                D_RO(nvm_read_array)[j];
59         }
60         //Time stop.
        test_time[thread_id][i] = mysecond2() -
            test_time[thread_id][i];
61     }
62 }else
63     printf("ERROR\n");
64 /* Freeing up DRAM and NVDIMM arrays */
65 }

```

	NVM-NVM DRAM	16GB NVDIMM	SUM
1	61568.86	1433.87	63002.72
2	58704.29	5264.15	63968.44
3	55454.72	7421.89	62876.61
4	52112.79	10193.13	62305.91
5	48564.56	13010.17	61574.73
6	45866.16	16101.65	61967.81
7	42205.10	18938.92	61144.01
8	38648.95	21285.85	59934.80
9	34784.02	23948.62	58732.64
10	31172.98	26004.93	57177.92
11	26788.45	27942.57	54731.01
12	22803.57	32137.60	54941.17
13	17960.14	32452.94	50413.08
14	12883.66	34159.63	47043.29
15	6532.20	38429.91	44962.11

Table 1: NVM-NVM, 16 GB




Figure 3: NVM-NVM, 16 GB

	NVM-NVM	80GB	
	DRAM	NVDIMM	SUM
1	60406.49	2295.23	62701.71
2	57505.90	5876.92	63382.82
3	54141.64	8618.66	62760.30
4	50581.48	12416.96	62998.44
5	46607.93	16007.46	62615.38
6	42703.94	18831.07	61535.01
7	39398.09	22254.55	61652.64
8	35483.75	25020.22	60503.97
9	32182.08	29616.33	61798.41
10	28875.53	32740.51	61616.04
11	26478.87	37293.93	63772.80
12	22967.14	42703.07	65670.20
13	23554.87	45971.20	69526.07
14	16848.35	48878.36	65726.71
15	8475.39	52861.01	61336.40

Table 2: NVM-NVM, 80 GB




Figure 4: NVM-NVM, 80 GB

1.4.2 NVM-DRAM

In this version of the benchmark there will be one group of threads that transfer data from DRAM-DRAM and another group of threads that will transfer data from NVDIMM-DRAM. This code is very similar to the previous code. The differences are at line 26-36 where the code will initiate and add values to one DRAM array and one NVDIMM array instead of two NVDIMM arrays. The other difference is at line 51-61 where the code will copy data from NVDIMM-DRAM instead of NVDIMM-NVDIMM.

Listing 4: Benchmark code.

```
1  #pragma omp parallel
2  {
3      int thread_id = omp_get_thread_num();
4      int i, j;
5      double *drm_read_array;
6      double *drm_write_array;
7      TOID(double) nvm_read_array;
8      srand((unsigned int)time(NULL));
9      #pragma omp master
10     {
11         /* Creates array where the test result will be added.
12          */
13     }
14     //Creates all the arrays needed for the test.
15     #pragma omp barrier
16     if(thread_id < totalThreads-nvmThreads){
17         drm_read_array =
18             (double*)malloc (ARRAY_LENGTH*sizeof(double));
19         drm_write_array =
20             (double*)malloc (ARRAY_LENGTH*sizeof(double));
21         #pragma omp critical
22         {
23             for(i=0; i<ARRAY_LENGTH; i++){
24                 drm_read_array[i] =
25                     ((double)rand()/(double) (RAND_MAX));
26                 drm_write_array[i] =
27                     ((double)rand()/(double) (RAND_MAX));
28             }
29         }
30     }
31     else if(thread_id >= totalThreads-nvmThreads){
```

```

27     drm_write_array =
        (double*)malloc (ARRAY_LENGTH*sizeof(double));
28     POBJ_ALLOC(pop, &nvm_read_array, double,
        sizeof(double) * ARRAY_LENGTH, NULL, NULL);
29     #pragma omp critical
30     {
31         for(i=0;i<ARRAY_LENGTH;i++){
32             D_RW(nvm_read_array)[i] =
                ((double)rand()/ (double) (RAND_MAX));
33             drm_write_array[i] =
                ((double)rand()/ (double) (RAND_MAX));
34         }
35     }
36 }
37 //Doing the test.
38 #pragma omp barrier
39 if(thread_id < totalThreads-nvmThreads){
40     //From DRAM to DRAM:
41     for(i=0;i<total_tests;i++){
42         //Time start
43         test_time[thread_id][i] = mysecond();
44         for(j=0;j<ARRAY_LENGTH;j++){
45             drm_write_array[j] = drm_read_array[j];
46         }
47         //Time stop.
48         test_time[thread_id][i] = mysecond() -
            test_time[thread_id][i];
49     }
50 }
51 else if(thread_id >= totalThreads-nvmThreads){
52     //From NVM to DRAM:
53     for(i=0;i<total_tests;i++){
54         //Time start
55         test_time[thread_id][i] = mysecond();
56         for(j=0;j<ARRAY_LENGTH;j++)
57             drm_write_array[j] = D_RO(nvm_read_array)[j];
58         //Time stop.
59         test_time[thread_id][i] = mysecond() -
            test_time[thread_id][i];
60     }
61 }
62 else
63     printf("ERROR\n");

```

```

64  /* Freeing up DRAM and NVDIMM arrays */
65  }

```

	NVM-DRAM	16GB	
	DRAM	NVDIMM	SUM
1	62453.64	3783.70	66237.34
2	58494.93	7498.73	65993.66
3	54875.77	11389.55	66265.32
4	50722.40	15186.09	65908.48
5	46805.50	19236.51	66042.01
6	42939.75	23048.58	65988.33
7	38685.69	26942.67	65628.36
8	34762.19	31106.72	65868.91
9	30744.19	35116.96	65861.14
10	26630.12	39415.57	66045.69
11	22192.83	43084.15	65276.98
12	17966.14	47951.27	65917.41
13	13703.78	51471.26	65175.04
14	9188.70	55298.75	64487.45
15	4402.69	60441.55	64844.24

Table 3: NVM-DRAM, 16 GB




Figure 5: NVM-DRAM, 16 GB

1.4.3 DRAM-NVM

In this version of the benchmark there will be one group of threads that transfer data from DRAM-DRAM and another group of threads that will transfer data from DRAM-NVDIMM. This code only have one difference when compared to the code in 1.4.2. The difference is found in line 51-61 where data is transferred from DRAM-NVDIMM insted of from NVDIMM-DRAM.

Listing 5: Benchmark code.

```
1 #pragma omp parallel
2 {
3     int thread_id = omp_get_thread_num();
4     int i, j;
5     double *drm_read_array;
6     double *drm_write_array;
7     TOID(double) nvm_write_array;
8     srand((unsigned int)time(NULL));
9     #pragma omp master
10    {
11        /* Creates array where the test result will be added.
12         */
13    }
14    //Creates all the arrays needed for the test.
15    #pragma omp barrier
16    if(thread_id < totalThreads-nvmThreads){
17        drm_read_array =
18            (double*)malloc (ARRAY_LENGTH*sizeof(double));
19        drm_write_array =
20            (double*)malloc (ARRAY_LENGTH*sizeof(double));
21        #pragma omp critical
22        {
23            for(i=0; i<ARRAY_LENGTH; i++){
24                drm_read_array[i] =
25                    ((double) rand() / (double) (RAND_MAX));
26                drm_write_array[i] =
27                    ((double) rand() / (double) (RAND_MAX));
28            }
29        }
30    }
31    else if(thread_id >= totalThreads-nvmThreads){
32        drm_read_array =
33            (double*)malloc (ARRAY_LENGTH*sizeof(double));
```

```

28     POBJ_ALLOC(pop, &nvm_write_array, double,
29         sizeof(double) * ARRAY_LENGTH, NULL, NULL);
30     #pragma omp critical
31     {
32         for(i=0; i<ARRAY_LENGTH; i++) {
33             drm_read_array[i] =
34                 ((double)rand() / (double)(RAND_MAX));
35             D_RW(nvm_write_array)[i] =
36                 ((double)rand() / (double)(RAND_MAX));
37         }
38     }
39     //Doing the test.
40     #pragma omp barrier
41     if(thread_id < totalThreads-nvmThreads){
42         //From DRAM to DRAM:
43         for(i=0; i<total_tests; i++){
44             //Time start
45             test_time[thread_id][i] = mysecond();
46             for(j=0; j<ARRAY_LENGTH; j++){
47                 drm_write_array[j] = drm_read_array[j];
48             }
49             //Time stop.
50             test_time[thread_id][i] = mysecond() -
51                 test_time[thread_id][i];
52         }
53     }
54     else if(thread_id >= totalThreads-nvmThreads){
55         //From DRAM to NVM:
56         for(i=0; i<total_tests; i++){
57             //Time start
58             test_time[thread_id][i] = mysecond();
59             for(j=0; j<ARRAY_LENGTH; j++){
60                 D_RW(nvm_write_array)[j] = drm_read_array[j];
61             }
62             //Time stop.
63             test_time[thread_id][i] = mysecond() -
64                 test_time[thread_id][i];
65         }
66     }
67     else
68         printf("ERROR\n");
69     /* Freeing up DRAM and NVDIMM arrays */
70 }

```

	DRAM-NVM	16GB	
	DRAM	NVDIMM	SUM
1	61509.33	1970.46	63479.80
2	56723.35	6201.00	62924.35
3	53781.05	10121.76	63902.80
4	50036.13	13694.33	63730.46
5	45775.77	17819.93	63595.69
6	41973.60	21447.00	63420.60
7	37594.78	24884.46	62479.25
8	33978.96	29499.69	63478.65
9	29813.82	32596.12	62409.95
10	26008.07	38262.03	64270.10
11	21701.21	40146.44	61847.65
12	17201.25	43910.70	61111.95
13	12893.72	47396.46	60290.18
14	8804.73	51979.44	60784.17
15	4351.54	55995.01	60346.55

Table 4: DRAM-NVM, 16 GB




Figure 6: DRAM-NVM, 16 GB

References

- [1] John D. McCalpin. *STREAM source code*. URL: <https://www.cs.virginia.edu/stream/FTP/Code/stream.c> (visited on 12/20/2020).