## #Solution-1:

```
\leftarrow \  \  \, \rightarrow \  \  \, \texttt{C} \quad \, \textbf{ a colab.research.google.com/github/Swagaat/HW\_5CE305/blob/main/hw\_5.ipynb}
                                                                                                                                                                        🛈 🔅 🐧 🛊 🔲 🔕 (Relaunch to update 🗓
 ♠ Big Picture Questi... 

Statement of Purp... 

Printable SAT Pra...
 CO nw_5.ipynb
                                                                                                                                                                                                            ⇔ Share 🌣 S
          File Edit View Insert Runtime Tools Help Cannot save changes
        Connect - ^
:=
                                                                                                                                                                                                      ↑ ↓ © ‡ 🖟 📋 🗄
         #Solution-1:
def store(storage, element):
    new_storage = storage.copy()
    new_storage.update(element)
    return new_storage
#Initialize memory
init mem = //
Q
{x}
©<del>,</del>
               init_mem = {}
a = {800: 123}
b = {900: 1000}
\Gamma
                mem = store(init_mem, a) # mem = {800: 123}
mem = store(mem, b) # mem = {800: 123, 900: 1000}
               c = \{800: 900\}
mem = store(mem, c) # mem = \{800: 900, 900: 1000\}
               \label{eq:def} \begin{array}{ll} d = \{1500\colon\,700\} \\ \text{mem} = \,\text{store}(\text{mem, d}) & \text{\# mem} = \{800\colon\,900,\,\,900\colon\,1000,\,\,1500\colon\,700\} \\ \end{array}
               def idx_load_ac(storage, idx):
                     Load accumulator (ac) by indexed addressing.
                     return storage.get(idx) if idx != 700 else 700
                index_register = 700
ac = idx_load_ac(mem, index_register) # Now ac should correctly be 123
<>
               print(f"Memory: {mem}")
print(f"Accumulator (ac): {ac}")
\equiv
          Memory: {800: 900, 900: 1000, 1500: 700}
Accumulator (ac): 700
>_
```

## #Solution-2:

```
← → C 🕯 colab.research.google.com/github/Swagaat/HW_5CE305/blob/main/hw_5.jpynb#scrollTo=rcW2_u6lUtHr 🐧 🖈 🐧 🕻 📵 🚷 (Relaunch to update :
  n Big Picture Questi... Statement of Purp... Printable SAT Pra...
               hw_5.ipynb
                                                                                                                                                                                                                                                                                                                              ⇔ Share 🌣 S
                File Edit View Insert Runtime Tools Help Cannot save changes
                                                                                                                                                                                                                                                                                                                                     Connect ▼ ^
             :=
               #Solution-2:

def store(storage, elm):
    storage.update(elm)
    return storage

def dir_map_cache(cache, adr, storage):
    block_label = adr(4:8)  # Extract the 4-bit block label from the address
    tag = adr(:7]  # Extract the 7-bit tag from the address

if block_label not in cache or cache[block_label][0] != tag:
    cache[block_label] = [tag, storage.get(adr, [0, 0, 0, 0, 0, 0, 0, 0]), 1]  # Update cache entry
    else:
                                                                                                                                                                                                                                                                                                                     ↑ ↓ ⊕ ‡ 🖟 🖥 :
 Q
{x}
                                                                                                                                                                                                                                                                                                                                                          1
 ©⊋
 cache[block_label] = [tag,
else:
    cache[block_label][2] = 1
    return cache[block_label][1]
init_mem = {}
                       return cache[block_label][1]
init_mem = {}
mem = store(init_mem, {"00000110101000": [0, 1, 2, 3, 4, 5, 6, 7]})
print(mem)
cache = {}
adr1 = "00000110101000"
cache_result = dir_map_cache(cache, adr1, mem)
print(cache_result)
adr2 = "000011101101000"
cache_result = dir_map_cache(cache, adr2, mem)
print(cache_result)
adr3 = "0000111011111"
cache_result = dir_map_cache(cache, adr3, mem)
print(cache_result)
ddf3 = "0000111011111"
cache_result = dir_map_cache(cache, adr3, mem)
print(cache_result)
def check_cache(cache, adr):
block_label = adr[4:8]
if block_label in cache and cache[block_label][2] == 1:
    print("Hit")
else:
    print("Miss")
 <>
==
                                           nrint("Miss")
                          check_cache(cache, adr1)
check_cache(cache, adr2)
check_cache(cache, adr3)
 >_
```

## #Solution-3:

