Nome: - Neeroj . S. Chondwani
Division: D
 Roll no :- 8
Subject:- RMAE
 <u>-</u>

61) 0)	What do you mean by Status register in Atmega 328P
	Explain the vole of each bit.
\rightarrow	The status register contains information about
	the result of the most recently executed assithmetic
	instruction. This information can be used for altering
	program flow in order to perform conditional operations.
	The Status register is updated after all ALU operations,
	as specified in the instruction set reference.
	Bit 0:- Carry Plag
	The Carry flage indicates a carry in an arithmeti
	or logic operation.
	Bit 1 - Z: Zero Plag
	. The Zeno Plag Z indicates a zeno result in an
	axithmetic ox logic operation.
	Bit - 32-N: Negative flag:
	The negative flag N indicates a negative result
	in an axithmetic ox logic & operation.
	Bit 3 - V: Two's Complement overFlow Flag
	The Two's compenent overflow flag V supports two
	Complement oxi-thmetic
8	3it 4-5:- Sign Ang
	The 5 bit is always an exclusive or between #
11	

-	
_	Negative flag N and the twis complement overtlaw flag V.
	Bit 5 - H: Half Carry Flog
	Carry Pn Some arithmetic operations.
	Bill G-T: Copy Storage
	BST (Bit STORE) use the T-bit as source or
	destination for the operated bit.
	Bit 7 - I: Grobal Interrupt Enable
	The Gilbbut Interrupt enable but must be
	Set for the interrupts to be enabled. If the Gildool interrupt enable register is cleared, none of
	the interrupts enabled independent of the individual
	The souper of the second of th
	Explain Stack pointer and program counter in case of
-	AT mega 328P.
	Stack Pointer:- The stack is mainly used for storing
	temposary data, For storing local vooriables and for storing
	The stack pointer points to the data SRAM Stack area
	where the submutine and interrupt stacks are
	located. A Stack PUSH command will decrease the Stack pointer. The Stack in the data stram must be
	defined by the program before any subsoutine calls
	are executed or interrupts one enoupled.

Program counter:-

A program counter is a register that holds the address of the next instruction to be executed. Instruction pointer, instruction address register and the instruction counter are some of its alternative names.

Each time when the CRI Fetches an Instruction, the program counter increases by one.

After Fetching an instruction, it points to the next instruction in the sequence. Resetting the computer will make the program counter value to zero.

62. What do you mean by Timer/Counter in Atmega?

Explain the registers used for contraling them in detail.

The Atmego 328P is equipped with two 8-tail timers and one 16 bil timer. A timer is a simple counter. The input clock of microcontroller and operation of the timer is independent of the program execution. All the AVR microcontrollers have timers as an inbuilt peripherals.

OCROA - Output compare register A

The output compare register A contains on 8 bit value that is continously compared with the counter value. A match can be used to generate an output compare interrupt, or to generate a waveform output on the ocoa pin

© OCROB- Output Compare Register B

The output compare register B contains an

Soit value that is continously composed with the counter value. A match can be used to generate an output compare interrupt or to generate a wave form output on the OCOB pin.

(3) a) what do you mean by Polling, interrupt and interrupt
Vector address?

Polling: Repeatedly reading a datapast and testing the input data value. The processor tokes a measurement from a part/sensor at regular time intervals. This pappens even if there is no change in the connected device. Cruaranteed or predictible time slices are allocated to each device that is being polled.

Intersupt :- Intersupt is a signal generated by
howdware as saftware that triggers the ISP tosun.
It only occurs when needed. Intersupts one
more efficient than polling but the timing is less
predictable. More difficult to case than polling.

Interrupt yector address:-

the main code is paused and control jumps to the interrupt vector. The code for that IBR is executed. The ISR is located at vector address in ROM.

Each of the 3 groups of pins has a ISR at three passible vectors. The interrupts have possible vectors. The interrupt vector position. The lower the interrupt vector address the higher the priority.

(2 (50	Explain the PCINT in Atmega in detail.
->	Reading the State of an input is
	necessory in microcontroller programs. A specific
	input pin changing state can be notified. This is
	done by Pin Change interrupts. Each of the digital
	I/O pins can be configured as PCINT by
	maiting but interant registers in software.
	Group of pins share the same PCINT Vector
	address. There are 3 pcznt groups. Programmer
	needs to determine which pin change causes
	the interrupt within the ISR before acting on it.
	Special registers associated with PCINT are:
	1) PCICR:- Pin Change interrupt Control Register
	2) PCIFR - Pin change interrupt flag register
) O
	3) PCMSKy- Pin change mask register
	Y 9 1 2 2 7 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
	X- Prodicates 0,1,2. These are PCINT groups 0,1,2
+	