


ELP831 – ASSIGNMENT

RTL to GDSII flow of mod5 counter

Gate level schematic:




Power analysis just after synthesis:

 Power Details Report — dirac1

Generated by: Genus(TM) Synthesis Solution 19.12-s121_1 (Dec 3 2019 15:07:17)
Generated on: Oct 17 2021 16:35:35
Module: design:counter
Technology library: uk65lscllmvbb_r_100c25_tc
Operating conditions: uk65lscllmvbb_r_100c25_tc (balanced_tree)
Wireload mode: top

Instance	Cells	Leakage (nW)	Internal (nW)	Net (nW)	Switching (nW)
counter	8	1.484	2050.434	376.866	2427.299

Timing analysis just after synthesis:



Counter simulation:

