B.E. (Computer Science & Engineering (New)) Third Semester (C.B.S.) Computer Architecture & Organization

P. Pages : 2 Time : Three Hours				Max. Marks : 80	
	Notes	3: 1. 2. 3. 4. 5. 6. 7. 8. 9.	All questions carry marks as indicated. Solve Question 1 OR Questions No. 2. Solve Question 3 OR Questions No. 4. Solve Question 5 OR Questions No. 6. Solve Question 7 OR Questions No. 8. Solve Question 9 OR Questions No. 10. Solve Question 11 OR Questions No. 12. Due credit will be given to neatness and adequate dimensions. Assume suitable data whenever necessary. Illustrate your answers whenever necessary with the help of neat sketches.		
1.	a)	Explair	n multiple bus architecture with the help of diagram.	7	
	b)	Explair	how nested subroutine call is implemented using processor stack.	7	
			OR		
2.	a)	-	n different instruction format and write the following instruction into zero, one and dress instruction $(A \times B) + (A + D)$.	7	
	b)	Explair	n various addressing modes with examples which are used in instruction set design.	7	
3.	a)	Represe	ent :-	6	
		iii) 3.	450.725) ₁₀ . ii) - 0.000125 295x10 ² . double precision IEEE format.		
	b)	Design	a carry look ahead adder.	7	
			OR		
4.	a)	Solve ti 47 x – 3	he following by using Booth's algorithm.	6	
	b)	_	restoring division method solve the following. DIV 00111	7	
5.	a)		s set associative cache consist of a total of 64 blocks sets. The main memory contains locks each consisting of 128 words.	7	
		i) He	ow many bits are there in a main memory address.		
		ii) He	ow many bits are there in each of TAG, SET and WORD fields.		

	b)	Write a short notes on multiple module memory system.	6		
		OR			
6.	a)	Write a note on paging and page table.	7		
	b)	Draw the block diagram to implement 8m x 32 memory using 512K x 8 memory chips.	6		
7.	a)	Explain interrupts with their types in detail.	7		
	b)	Differentiate between hard disk and floppy disk.	6		
		OR			
8.	a)	Explain direct memory access in detail.	7		
	b)	What is bus arbitration? Explain their type in detail with diagram.	6		
9.	a)	Explain instruction queue and prefetching with the help of necessary Hardware organization.	7		
	b)	What is super scalar operation? Explain with an example.	7		
		What is super scalar operation? Explain with an example.			
10.	a)	Explain data dependency in detail with an example.			
	b)	What is mean by Hazard? Explain all types of Hazard in detail.	7		
11.	a)	Draw and explain single bus inter connection network.	6		
	b)	Draw and explain the uniform and non uniform memory access multiprocessor system.	7		
		or Or			
12.		Write short notes on any two.			
		Draw and explain the uniform and non uniform memory access multiprocessor system. OR Write short notes on any two. i) Array processor.	7		
		ii) Vector processor.	6		
		iii) Multi processor.			
