B.E. (Computer Science & Engineering) (New) Semester Third (C.B.S.)

Computer Architecture & Organization

Paper - V P. Pages: 2 KNT/KW/16/7241 Time: Three Hours Max. Marks: 80 All questions carry marks as indicated. Notes: 1. 2. Solve Question 1 OR Questions No. 2. Solve Question 3 OR Questions No. 4. 3. 4. Solve Question 5 OR Questions No. 6. 5. Solve Ouestion 7 OR Ouestions No. 8. Solve Question 9 OR Questions No. 10. 6. 7. Solve Question 11 OR Questions No. 12. 8. Due credit will be given to neatness and adequate dimensions. 9. Assume suitable data whenever necessary. 10. Illustrate your answers whenever necessary with the help of neat sketches. State and explain the various addressing modes. Give one example for each of the 7 1. a) addressing modes. Explain how a shift register can be used as a control unit? Discuss it's limitations. 7 b) OR

Convert below given arithmetic expression into a assembly language code segment using 2. a) 7 zero address, one address and two address instructions

$$X = A * B + C * D$$

- State the attributes of vertical and horizontal microinstructions formats. b)
- Discuss the advantages and disadvantages of single bus structure. c) 3

4

- Give the non restoring integer division algorithm. Also draw the necessary circuit 3. a) arrangement.
 - Design a thirty two bit adder using four eight bit carry look ahead adders. State the b) 6 advantage of this adder over thirty two bit ripple adder.

OR

- Perform the multiplication of (+13) and (-6) using Booth multiplication method and bit 7 4. a) pair recorded multiplier method.
 - Explain, why bit pair recorded multiplier method of multiplication is better than Booth's 3 b) multiplication method.
 - Give single precision IEEE floating point format. 3 c)
- 7 5. a) Draw and explain the internal organisation of a static random access memory chip.

	b)	Find the page hit and page fault ratio for the given page address stream using (i) Least recently used (ii) optimal page replacement policy. Assume four page buffers page address stream $\rightarrow 2, 3, 2, 1, 5, 2, 4, 5, 3, 2, 5, 2$.	6
		OR	
6.	a)	Consider a Cache consisting of 128 blocks of 16 words each and main memory of 64 K words. Explain the various mapping functions with reference to the above stated Cache.	7
	b)	Explain the given below page replacement algorithm i) First In First Out ii) Optimal iii) Least recently used.	6
7.	a)	Explain I/O mapped I/O and memory mapped I/O. State the advantage of I/O mapped I/O over memory mapped I/O.	7
	b)	Explain in detail the working principal of magnetic disk and it's physical structure.	6
		OR OHILL	
8.	a)	Explain in detail the sequence of action taken by the microprocessor when it is interrupted.	7
	b)	Draw and explain the organisation of data on magnetic tape.	6
9.	a)	Draw a typical hardware for a four stage instruction pipelining and explain it.	7
	b)	Write a short note on delayed branching.	7
		OR OR	
10.	a)	Write a short note on branch prediction.	7
	b)	Explain instruction queueing and prefetching with the help of necessary hardware organisation.	7
11.	a)	Explain the loosely and tightly coupled multicomputer system.	7
	b)	Draw and explain cross bar inter connection network.	6
		OR	
12.	a)	Write a short note on array processors.	7
	b)	Draw and explain single bus inter connection network.	6
