

Microprocessor (μp) :- An integrated circuit (IC) that take a micro second to execute an instruction.


The first processor was 4004

The 2nd processor was, 8008

	4004	8008	8085
Address bus	16 bits	8	16
Date bus	4	8	8
Controlled bus	4	8	8

Evaluation of microprocessor:- After the development of 8085, the development of micro-processors have been developed to streams as:

- i) Application specific controllers
- ii) Processors
- iii) Multiple application specific controllers.



32 bit microprocessor for controllers

8086 - Architecture

- 20 bit micro-processor
- Address lines - 20
- Data lines - 16
- It has 4 segment registers with 64 kB each
- 16 bit instruction pointer & data pointer
- It has 6 bytes instruction queue
- It supports 1MB of memory storage
- Has 16 bit flag register (among them 9 are defined, 2 are undefined)

Architecture of 8086



1) Bus interface unit

2) Execution unit

Bus interface unit


Segment Registers

Extra segment	→ convert 16 bit addressine to 20 bits Address line
stack segment	→ supports base pointer & stack pointer
code segment	→ back end & sub routines
Data segment	→ strings, alphabets, numbers, etc
Instruction pointer	→ next instruction which is to be executed. it points.




6 byte info. queue

Execution unit :- Group of 8 registers




ALU



General purpose


Registers: 16 bits of data.



Flag Register: status of result.

If 0 going to store in accumulator (Ax)

Flag Register is 16 bit register in which
9 are defined & 7 are undefined.



Overflow flag (OF)

enable | set | 1 → overflow generates

disable | reset | 0 → not generated.

Sign flag :-

1 | set → result negative

0 | Reset → result +ve

Zero flag :-

$Ax = 0$ zero flag will be set | 1

$Ax \neq 0$ zero flag will be reset | 0

Auxiliary carry

$$\begin{array}{r}
 Ax \\
 + Bx \\
 \hline
 \text{Result}
 \end{array}$$

Diagram illustrating auxiliary carry:

The diagram shows two binary numbers, Ax and Bx, being added. The sum is shown as Result. Above the addition, there are two circled numbers: ① above the top bit of Ax and ② above the bottom bit of Ax. An arrow points from ① to the text "set | 1". Another arrow points from ② to the text "Result | 0".

Parity

Even parity → set in with 1'st bit.
Odd parity → 0/ Reset.

Carry: It is set when we add two numbers.
bit enable.

Difference b/w carry & overflow

<u>carry</u>	<u>overflow</u>
unsigned (Arithmetic) (operation)	signed (Arithmetic) (operations)

Direction flag

auto ++ } memory location
auto --

Eg:-
 $ctrl + z$

if set → auto decrement

if reset → auto increment

Trap flag E.g.: F7

step by step execution

if set → single step execution

if reset → normal execution.

Interrupt flags

- 1) maskable.
- 2) If interrupt is generated it doesn't stop execution. After the execution it execute the interrupt.
- 3) Non maskable. → tracking of instructions.
- 4) software
- 5) hardware.

set | enabled | 1 — generated.

reset | disabled | 0 — not generated.

* Register Organization: → 8086 → 14 Registers


- 1) General purpose Registers (5 Registers)
- 2) Segment Registers
- 3) Pointer Registers
- 4) Index Registers.
- 5) Flag Registers.

General purpose Registers

1) AX (Accumulator)

16 bits


1 - external.
2 - groups



- * Results are stored in AC.
- * Status of AC is stored in flag Register.

* Bx (Base register)


16 bit



* Arithmetic operation

* CX (Count register)

8 bit



performs the counting operations

Eg:- counting taken place in loop.

DX (Data Register)



* Data Transfer or Return Transfer.

Segment Registers

- L CS → extra segment
 - CS → stack segment
 - DS → Data segment
 - ES → code segment.
- } Sub registers

Extra segment

- * physical Address $256H \rightarrow 26\textcircled{0}4H$
- * offset Address $125H + 123H \rightarrow 123H$
- * effective Address $256H + 123H \rightarrow 379H$

Stack segment

pop LES
 Load effective segment
 To change the data.

64k bytes

Stack segment

* provide support stack & base pointer.


* Subbytes space

* Part of segment
can be changed by pop instruction

Data segment

* Subbytes of memory

* going to deal data which you want to create.



Code segment

e.g.: ADD AX BX
This type of instructions is taken care by the code segment.

* 64 bytes to space

Pointer Registers

IP → instruction pointer (next instruction)

BP → Base pointer [starting of execution] [process]

SP → stack pointer [current execution] [process instruction]

These are controlled by stack segments.

* Index Register


SI → source index } → by using this index we can store in general purpose registers
 DI → Destination index

* stores & retrieves the data

Memory Organization

a) Bus, Address → Address / LSb

↳ Bus enable




Odd memory locations.

(*) Pin diagram of 8086


- 1) Common signal description → connect to other processor (Multiprocessor operation)
 - 2) maximum mode signal Description
 - 3) minimum mode signal Description (not using) → connect other devices
 - 4) alone process going to work.
- mathematical operations are not performed like

8089 → can perform



Common signal descriptions

- 1) A_{D0} to A_{D15} → data lines, memory
- 4) A_{Y36}, A₁₂ to A₁₈ / S₁, A₁₉ / S₂
- 3) $\overline{\text{BNE}}$ / S₂
- 9) NMI → Non maskable interrupt
- 5) INTR - interrupt
- 8) CLK - clock
- 2) RESET
- 7) READY
- 9) TEST complement
- 10) RD
- 11) MN / MX
- 12) V_{cc} (SV)
- 13) V_{ss} (Ground (Gnd))



S_2	S_3	function
0	0	fix-firmware sig in ROM
0	1	status " "
1	0	code sig in ROM
1	1	Data alignment

$\overline{S_1}$ Bus high enable.
~~Address bus~~ \Rightarrow indicates whenever high \rightarrow high
 \Rightarrow or low 0

Adm bus - high } but complement
 Data bus - low } opposite

NMI \rightarrow non maskable interrupt \rightarrow high \oplus
 \rightarrow soft

INTR \rightarrow hardware \rightarrow high

CLOCK \rightarrow crystal \rightarrow external connecting clock

RESET \rightarrow Reset or back to first position.

READY \rightarrow demand of read or write \rightarrow high-ready
 \rightarrow low

TEST \rightarrow inspect wait \rightarrow wait instruction writes

RD \rightarrow Read \rightarrow Adm high \rightarrow 0
 Data sig = high,

key cycle ready of reading.

$m_N \mid \overline{m_X}$ minimum no mem

rec provide supply

to $\overline{\text{init}}$ of clock signal

$s_2 \quad s_1 \quad s_0$

0 0 0

0 1 0 } \rightarrow mem read

0 0 1 } \rightarrow mem write

0 1 1 } \rightarrow mem cont.

1 1 0 } \rightarrow mem clear

1 0 0 } \rightarrow mem write

0 0 0 } \rightarrow mem read

0 1 0 } \rightarrow mem write

0 0 1 } \rightarrow mem clear

0 1 1 } \rightarrow mem read

1 1 0 } \rightarrow mem write

1 0 0 } \rightarrow mem clear

0 0 0 } \rightarrow mem read

0 1 0 } \rightarrow mem write

0 0 1 } \rightarrow mem clear

0 1 1 } \rightarrow mem read

1 1 0 } \rightarrow mem write

1 0 0 } \rightarrow mem clear

0 0 0 } \rightarrow mem read

0 1 0 } \rightarrow mem write

0 0 1 } \rightarrow mem clear

0 1 1 } \rightarrow mem read

1 1 0 } \rightarrow mem write

1 0 0 } \rightarrow mem clear

0 0 0 } \rightarrow mem read

0 1 0 } \rightarrow mem write

0 0 1 } \rightarrow mem clear

0 1 1 } \rightarrow mem read

at

(a)

Timing diagram:

of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}


of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}

of m_N & m_X & m_{cont} & m_{read} & m_{write}



6/1/20

Module - II

Addressing modes :- It provides the information about how the data is stored how the data can be accessed from the memory

i) Immediate Addressing modes

Register Direct " "

Register Indirect " " "

Base

Indexed A " "

Base-Indexed " " "

~~i)~~ Immediate Addressing mode :-

mov Ax, #0AFBEH

immediate data.

whenever we use the immediate data as a 2nd operand & performing some operation then execution of such instructions will be done in immediate Addressing mode. Then data is directly stored into Register. Here the 1st operand can be any register & operand must be immediate data.

ii) Register Direct Addressing mode: In this the two operands must be Registers i.e.

mov Register Register

Ax100100100 Ax100100100

But not as

mov Ax, Bx

such type of instructions will be executed in Register direct Addressing mode (Register to Register) with 1st operand Ax, By : sub Ax, B; AND Ax, B

In the above example the result will be stored again in 1st operand (i.e. Ax in above example).

③ Register Indirect Addressing mode: Here 1st operand is a register & 2nd operand can be memory location or register memory location.

a) Base Addressing mode: If the instructions involve Ax, By or Bx then such instructions would execute in Base Addressing mode. Ex: mov Bx, Ax; mov BP, SI

b) Indirect Addressing mode: If we are using instructions then the execution of such instructions would execute in indirect Addressing mode.

Ex: mov ^I, AB CDH.

1) Base-Indexed Addressing mode: combination of base
Base + Index + Address mode. Instruction like
mov Ax, [BX+SI]; mov Ax, [BP+SI] will execute

in Base-Indexed Addressing mode.

Here the final result is addition of address locality
in BX & SI stored in Ax.

2) Instruction set: It involves How many instructions are
present how they are base induced in execution
how they are going to execute

It is divided into multiple groups They are

- (i) Data Transfer Instructions.
- (ii) Arithmetic Instructions.
- (iii) Logical Instructions.
- (iv) Program execution control Instructions.
- (v) String manipulation Instructions.
- (vi) Sign-Bit manipulation Instructions.
- (vii) Jump Instructions.
- (viii) Data Transfer Instructions: It involves

i) mov: It is used with 2 operands,

g:- mov operands, operands
 Register Register
 memory location memory location / Data

→ we can have several combinations like

- i) mov AX,BX (mov reg. (register, register))
- ii) mov AX,(SI) (mov reg. (register, memory location))
- iii) mov SI,4567h (mov reg. (register, data))
- iv) mov (SI), AX (mov mem. loc. (memory location, Register))
 ↳ content of SI to content of AX
- v) mov (SI),(DI) (mov mem. loc. (memory location, memory location))
- vi) mov [DI],4567h (mov mem. loc. (memory location, data))

(2) Swap :- It is an instruction which is going to swap the contents of one register to another.

vice versa

→ Here 2 operands are registers only

Ex:- SWAP AX,BX

5) XCHG.

(3) Arithmetic instruction:-

i) Addition: 8086 can perform 5 diff addition operations.

They are 1) ADD -

2) ADC -

Add
with

3) AAA → ASCII adjust after addition:
 whenever max be result, it will be adjusted with ASCII value

Eg:- AAA 111, BX

④ DNA → Decimal Adjust after addition: The result shown in X^{16} will be hexadecimal. This DNA after addition will give the result in decimal format (Convert hexadecimal to decimal).

⑤ INC: INC AX

↳ New value in AX will be added with 1, byte

⑥ Subtraction:— 8086, perform 1's comp subtraction operation. They are

① SUB

② SBB

③ AAS

④ DAS

⑤ DCC

→ To perform signed multiplication.

⑦ Multiplication

→ MUL, IMUL, AAM, DAM.

IMUL → To perform signed multiplication.

AAM → ASCII adjust after multiplication.

DAM → Decimal adjust after multiplication.

⑧ Division:— DIV, IDIV, AAD, DAD

similar to above multiplications

numerically as well

overflow or underflow will be checked by the processor and accordingly appropriate error codes will be generated.

- ② Logical Instructions:
- i) AND, OR, NOT
 - ii) OR, NOT, AND
 - iii) NOT, AND
 - iv) XOR, OR, AND
- op1 → Register / mem loc / direct value
 op2 → Data / Register / mem loc / direct value

③ program, function and control instructions:

CALL, RET, JUMP, all these words controls the flow of program execution.

④ loop: - multiple time execution of statement

Ex: BX ← 0 loop ADD AX,BX

RET loop stmt should end with RET

if we use CALL loops . the loop will be executed.

⑤ CALL instruction: it is used to call the next set of instructions to the main program so that they can be executed.

Syntax: CALL label

⑥ JMP instruction

JNB/E/JA → jump if above

JNB/JAE → jump if above or equal

JNAE/JB → jump if below

JNA/JBE → jump if below or equal

JNLE/JG → jump if greater than.

JNL/JGT → jump if greater than or equal

JNG/JL → jump if less than.

JNG/JLT → jump if less than or equal

→ Based on flag bits we will select the jump instructions.

→ second group based on the flag bits like carry, parity, sign, zero etc.

a) JC → jump if carry

b) JNC → jump if not carry

c) JP → jump if parity

d) JS → jump if signed

e) JNS → jump if not signed

f) JZ → jump if zero

g) JNZ → jump if not zero.

8/11/20 logical and Rotation instruction :-

1) AND

2) OR

3) XOR

4) NOT

⑤ ROR rotate right

⑥ ROL rotate left

⑦ SHL shift left

⑧ SHR shift right

Q perform AND or and XOR on these.

$$Ax = FEBAT \quad By = \text{?} AABT$$

Ax FEBAT

By = ? AABT

1111	0110	10111011	01101010
01111010	10111010	1010111010	1010111010

AND Ax

01111010

F

Result → AABA

001010

A

OR

1111111010111011

11

F

XOR

1000010010001001

8

Result → 1111111010111011

④ NOT Ax if Ax = 333A

$$Ax = 0011001100110011$$

$$\text{NOT } Ax = 1100110011001100$$

Result → CCC

⑤ ROR operand | operand | Reg (or) memory / loc / data.

e.g.: ROR 45H \Rightarrow 01000101
0 = 11110000 → D remove

Result → 22H

- (2) SNL & SNR both have two arguments with 1st argument as operand (like ADD, SUB etc)
2nd argument represents a reg, i, C, by how many no. of places the bits must be shifted

e.g. - SNL AX, 2 ; SNR BX, 5 ; SNL AX, 1

* flag instructions -

- 1) CLC → clear carry flag.
- 2) CLO → clear direction flag.
- 3) CLI → clear interrupt flag.
- 4) CMC complement carry flag.
- 5) STC set carry flag.
- 6) STD set direction flag.
- 7) STI set interrupt flag.

* miscellaneous instructions -

- 1) LES → load GS register under traps
- 2) LDS → load DS register at address
- 3) LEA → load effective address.

Assembly Directives! Directives are used to define.

The data types:

Data Byte DB - 8 bits

Data word DW - 16 bits

Data Quad DQ - 32 bits

Data DT - 64 bits

ENDS :- To terminate any one of the code or data segments, ENDS is used.

START :- It starts / originates a particular code.

To terminate other functionality, we use END START.

MACRO :- In a case where a group of lines to be executed repeatedly we usually use 'loop' directive.

(we mention loop before) and then instructions (in

in the loop, can be used only in the segment in which it is declared. so, if we want to use it

in another segment also then we

need to declare it globally with this can be done by

using MACRO directive

* MACRO has faster execution

* MACRO - use more memory.

XPROC :- It is just an alternative for MACRO. The

only diff. is that, with MACRO, each time it

is called, the code that is called is packed

in that each time hence MACRO uses more

moving memory, whereas ~~PR PROC~~ does not copy the code each time. It uses only original copy of the code. * PR PROC - has slower execution. * RPROC utilizes less memory.


MACRO

~~PR PROC~~

- 1) Directives are MACRO and ENDM.
- 2) more memory is used, less memory is required.
- 3) No need of Transfers.
- 4) speed of execution is high (or) fast computation.
- 5) easy to pass the parameters.
- 6) No instruction is defined to call the MACRO.
- 7) No requirement of stack.
- 8) Directives are PROC and ENDP.
- 9) control is required to transfer to place where procedure present.
- 10) slow computation.
- 11) difficult to pass the parameters.
- 12) CALL instruction is used to include procedure.
- 13) The instruction are stored in stack.

Interrupts:

* Two types:



Software:

256 :- 5 System defined interrupt }

251 User defined interrupt }

INT 0

INT 255

S/W Interrupts ~~Categorize~~ Categorized into Program Interrupt, System Interrupt, User-defined Interrupts.

Program Interrupt :-

- while executing a program for eg division operation anything divides by zero.


ISR - Interrupt sub Routine [when ~~not~~ divided by 255]

- It comes out and prompt error message.
- It requires 4 bytes of storage space
 - 2 for IP. (Instruction ^{pointer})
 - 2 for Code Segment (CS)


$$255 \times 4 = 1000 \text{ bytes assigned for S/W interrupt.}$$

0000H	IP lower	Type 0
0001H	IP Higher	
0002H	CS lower	
0003H	CS higher	
51H		Type 1 Single Step Execution
64H		
7FH		
80H		
81H		
82H		
83H		
84H		
85H		
86H		
87H		
88H		
89H		
8AH		
8BH		
8CH		
8DH		
8EH		
8FH		
90H		
91H		
92H		
93H		
94H		
95H		
96H		
97H		
98H		
99H		
9AH		
9BH		
9CH		
9DH		
9EH		
9FH		
0000H - 03FFH		
03FFH		

Minimum mode of 8086 :-




Maximum mode of 8086 :-



module-III

Block diagram of 8255 :-



consisting 8 blocks.

1) Data Buffer - It deals with 8 bit; pins D₀-D₇

2) Read/Write control logic :

RD → low → high → read operation.

WR → low → high → write operation.

A_0, A_1, A_2 — Address lines from 8086

\overline{CS} —
• high (works in minimum mode)
• low (max mode working)


\overline{CS}	A_1	A_0	
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	control word register
1	x	x	NO 8255 is selected

- * consists of 3 ports with 8 pin.
- * It is interface btw 8086 & I/O.
- * operated in 3 modes. mode 0, mode 1, mode 2
- * It has 2 registers 1. BSR 2. control word register.

BSR register:-

Bit Set/Reset Mode Register.

- * length of BSR register is 8 bits.




- * $D_7 \geq 0 \rightarrow$ BSR register.
- * $D_7 \geq 1 \rightarrow$ Control word register

* D₅, D₄, D₆ are not defined.

D ₃	D ₂	D ₁	
0	0	0	PC ₀ pin will be set
0	0	1	PC ₁ pin will be set
0	1	0	PC ₂
0	1	1	PC ₃
1	0	0	PC ₄
1	0	1	PC ₅
1	1	0	PC ₆
1	1	1	PC ₇

control word Register :-



Pin diagram of 8255

PA3	1	40] PA4
PA2	2	39] PA5
PA1	3	38] PA6
PA0	4	29] PA7
RD	5	28] RD
CS	6	27] RESET
GND	7	24] D0
A1	8	23] D1
A0	9	22] D2
PG	10	21] D3
PLC	11	20] D4
RC5	12	19] D5
PC4	13	18] D6
PC0	14	17] D7
PC1	15	16] VCC
PC2	16	25] PB7
PC3	17	24] PB6
PB0	18	23] PB5
PB1	19	22] PB4
PB2	20	21] PB3

* It consist of 40 pins

for Port A, B, C - 24 pins

data pins - 8

Remaining 6 :- 1 - Vcc Ground.

2 - CS :- port selection.


* 8255 operated in 3 modes.

mode 0 :- Normal operation (work like individual block)

mode 1 :- ~~strobe~~ i/p (when data bus buffer is full then it generates signal strobe)

mode 2 * PORTC high order connect with PORT A.
remaining 4 pins for handshaking signals. 8 → data.

* If we want to connect with PORT B
~~high~~ lower order used.

* 24  12 pins (PORT A + 8 pins of port 'C' (upper))


 12 pins (PORT B + 4 pins of port 'C' (lower))

* connect only 2 devices.

→ \overline{STB} , \overline{IBF} , \overline{DBF} , \overline{INTR} — handshaking signals connecting with 4 pins

Mode 2 : ~~bidirectional~~ mode

* 5 handshaking signals

* 13 pins  8 pins for data transfer (PORT A)
5 pins for handshaking


\overline{STB} , \overline{IBF} , \overline{DBF} , \overline{INTR} , \overline{INTA} → These are send along with 8 pins

* can connect only 1 device.

LED's

Common Cathode LED's

- It is called 7 segment LED display
- It has 7 segments.



a b c d e f g

0 1 1 1 1 1 0 - 0 - 0000

0 1 1 0 0 0 0 - 1 - 0001

1 1 0 1 1 0 1 - 2 - 0010

1 1 1 1 0 0 1 - 3 - 0011

0 1 1 0 0 1 1 - 4 - 0100

1 0 1 1 0 1 1 - 5 - 0101


1 0 1 1 1 1 1 - 6 - 0110

1 1 1 0 0 0 0 7 - 0111
1 1 1 0 0 0 0 7 - ~~0111~~


1 1 1 1 1 1 1 8 - 1000

1 1 1 1 0 1 1 9 - 1001


0 segment




1 segment




2 segment




3 segment




4 segment




5 segment




6 segment




7 segment



8 segment



9 segment



LED interfacing with 8086

