

# Verilog HDL: FSMD & ASMD

**Pravin Zode**

# Outline

- Introduction
- Why Finite State Machine with Datapath (FSMD)
- Block diagram
- Components and functions of FSMD
- Comparison with FSM and FSMD
- FSMD Example
- ASMD

# What is FSMD ?


- A Finite State Machine with Datapath (FSMD) is an extension of a traditional FSM that includes a datapath along with the control logic
- Unlike traditional FSMs, FSMD can process arithmetic and logical operations alongside state transitions
- The control unit dictates operations on the datapath based on the current state and inputs
- Suitable for complex digital system designs that require computation and decision-making

# Why FSM ?

- Structured design: Separation of control and data
- Handles sequential operations effectively
- Suitable for hardware implementation (HDLs)
- Wide range of applications.

# FSMD Blocks

- Control Unit (FSM): States, transitions, outputs
- Datapath: Registers, ALU, multiplexers, etc
- Control Signals: Arrows from Control Unit to Datapath
- Status Signals: Arrows from Datapath to Control Unit



# Components of FSMD & Functions

- **Datapath:** Performs arithmetic, logic, and memory operations using an ALU, registers, multiplexers, and memory units
- **Control Path:** Generates control signals based on state transitions
- **Interaction:** The control unit determines the sequence of operations executed in the datapath

# Comparison

| Feature      | FSM (Finite State Machine)                            | FSMD (FSM with Datapath)                              |
|--------------|---|---|
| Definition   | Controls system behavior using states and transitions | Includes both control logic and arithmetic operations |
| Datapath     | No arithmetic or logical computations                 | Contains ALU, registers, and multiplexers             |
| Operations   | Simple state transitions                              | Performs complex arithmetic and logical operations    |
| Control      | State-based transitions                               | State-based transitions + datapath control            |
| Applications | Sequential logic control, vending machines            | Digital signal processing, embedded systems           |
| Example      | Traffic light controller                              | FIR filter, encryption processor                      |

# Register Transfer (RT) Operation

- The movement of data between registers and the operations performed on that data
- Representation:
  - Use simple RT notation (e.g.,  $R1 \leftarrow R2 + R3$ )
- Example:
  - "Load data from memory to register R1"
  - "Add the contents of registers R2 and R3, store the result in R4"
  - "Shift the contents of register R5 left by one bit"



# FSMD Example: Counter

```
1  module fsmd_counter(  
2      input clk,  
3      input rst,  
4      output reg [3:0] count  
5  );  
6      reg [1:0] state;  
7      parameter S0 = 2'b00, S1 = 2'b01;  
8  
9      always @(posedge clk or posedge rst) begin  
10         if (rst) begin  
11             state <= S0;  
12             count <= 4'b0000;  
13         end else begin  
14             case (state)  
15                 S0: if (count < 4'b1111) begin count <= count + 1; state <= S1; end  
16                 S1: state <= S0;  
17             endcase  
18         end  
19     end  
20 endmodule
```

# FSMD Example: Counter\_Testbench

```
module fsmd_counter_tb;
    reg clk, rst;
    wire [3:0] count;

    fsmd_counter uut (.clk(clk), .rst(rst), .count(count));

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        rst = 1;
        #10 rst = 0;
        #100 $finish;
    end

    initial begin
        $monitor("Time=%0d, Count=%b", $time, count);
    end
endmodule
```

# FSMD Example: Serial\_Multiplier

```
1  module serial_multiplier(  
2      input clk,  
3      input rst,  
4      input [3:0] a, b,  
5      output reg [7:0] product  
6  );  
7      reg [3:0] count;  
8      reg [7:0] temp;  
9  
10     always @(posedge clk or posedge rst) begin  
11         if (rst) begin  
12             temp <= 0;  
13             count <= 4'b0000;  
14         end else if (count < 4) begin  
15             if (b[count]) temp = temp + (a << count);  
16             count = count + 1;  
17         end else product = temp;  
18     end  
19 endmodule
```

# FSMD Example: Serial\_Multiplier\_Testbench

```
module serial_multiplier_tb;
    reg clk, rst;
    reg [3:0] a, b;
    wire [7:0] product;


    serial_multiplier uut (.clk(clk), .rst(rst), .a(a), .b(b), .product(product));

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        rst = 1; a = 4'b0011; b = 4'b0101;
        #10 rst = 0;
        #100 $finish;
    end

    initial begin
        $monitor("Time=%0d, A=%b, B=%b, Product=%b", $time, a, b, product);
    end
endmodule
```

# FSMD Example: Adder\_Subtractor



IDLE:

- Waits for a valid operation (00 or 01)
- Transitions to CALCULATE

CALCULATE:

- Performs the add/sub and stores in **temp\_result**
- Moves to DONE

DONE:

- Transfers **temp\_result** to final output result.
- Goes back to IDLE.

# FSMD Code Breakdown: Adder\_Subtractor

## State Definitions

```
parameter IDLE = 2'b00;  
parameter CALCULATE = 2'b01;  
parameter DONE = 2'b10;
```

## Next State Logic

```
always @(*) begin  
    case (current_state)  
        IDLE:      → go to CALCULATE if operation is valid  
        CALCULATE: → go to DONE  
        DONE:      → go back to IDLE  
    endcase  
end
```

## Control Unit

State Register (Clocked always block)

```
always @(posedge clk)
```

Updates current\_state on every clock cycle

Resets to IDLE when reset = 1

# FSMD Code Breakdown: Adder\_Subtractor

## Datapath (Operations block)s

```
if (current_state == CALCULATE)
```

- ✓ Does the math ( $a + b$  or  $a - b$ )
- ✓ Stores in temp\_result (a 9-bit register)

```
✓ if (current_state == DONE)  
    result <= temp_result;
```

- ✓ On DONE state, updates the output result.

# FSMD Example: Adder\_Subtractor

```
1  module fsmd_adder_subtractor(  
2      input clk,  
3      input rst,  
4      input mode, // 0 for addition, 1 for subtraction  
5      input [3:0] A, B,  
6      output reg [3:0] result );  
7      reg [1:0] state;  
8      parameter IDLE = 2'b00, COMPUTE = 2'b01, DONE = 2'b10;  
9  
10     always @(posedge clk or posedge rst) begin  
11         if (rst) begin  
12             state <= IDLE;  
13             result <= 4'b0000;  
14         end else begin  
15             case (state)  
16                 IDLE: state <= COMPUTE;  
17                 COMPUTE: begin  
18                     if (mode == 0) result <= A + B;  
19                     else  
20                         result <= A - B; state <= DONE;  
21                 end  
22                 DONE: state <= IDLE;  
23             endcase  
24         end  
25     end  
26 endmodule
```



# FSMD Example: Adder\_Subtractor\_Testbench

```
module fsmd_adder_subtractor_tb;
    reg clk, rst, mode;
    reg [3:0] A, B;
    wire [3:0] result;

    fsmd_adder_subtractor uut (.clk(clk), .rst(rst), .mode(mode), .A(A), .B(B), .result(result));

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        rst = 1; A = 4'b0101; B = 4'b0011; mode = 0; // Addition
        #10 rst = 0;
        #20 mode = 1; // Subtraction
        #40 $finish;
    end

    initial begin
        $monitor("Time=%0d, Mode=%b, A=%b, B=%b, Result=%b", $time, mode, A, B, result);
    end
endmodule
```

# Summary

- FSMD provides a structured approach for digital design
- Used in high-performance computing and embedded systems
- FSM enables step-by-step control of operations
- Datapath performs actual computation
- FSM + Datapath = complete control + computation system

# Verilog HDL: ASMD

# Introduction

- ASMD is graphical representation of a Finite State Machine with Datapath (FSMD)
- Describe and visualize the sequential operations of a digital system
- Bridges the gap between algorithmic description and hardware implementation
- Simplifies FSMD design, verification, and documentation


# Why use ASMD Charts?

- Provides a clear visual representation of control flow and data operations
- Helps organize complex sequential algorithms
- Facilitates the design of both control and Datapath components
- Improves communication between designers


# ASM Symbols

Three types of symbols used in ASM charts are as follows:



- Rectangle is used to represent **outputs not dependent on input conditions**, such as the flip-flop outputs
- Diamond or hexagon is associated with **conditional execution of operations**; for  $n$  inputs,  $2^n$  branches are possible
- Rectangle with rounded corners is used to yield the **conditional outputs** (dependent on inputs)



(a)




(b)




(c)


# Circuits & ASM Symbols




(a)





(b)



(c)





# ASM chart and logic circuits







# ASM chart and logic circuits


Caution needs to be exercised to avoid races; figure (a), below, admits races and should be avoided




# ASM chart and Moore m/c



# Example: Serial adder



# Serial adder ASM chart





**Thank you !**

**Happy Learning**