# Verilog HDL: Memory Design


**Pravin Zode** 

#### Outline

- Memory Model
- Memory Model (Aynchronous)
- Memory Model (Synchronous)


#### Introduction

- Memory size expressed as M × N (addresses × bits per word)
- Example: 16 × 8 memory → 16 addresses, each 8 bits
- Total capacity = 16 × 8 = 128 bits
- Number of addresses M = 2<sup>n</sup>, where n = number of address lines



## Memory Model (Asynchronous)


Asynchronous Memory, meaning that as soon as the address changes the data from the ROM will appear immediately



```
module rom 4x4 async
   (output reg [3:0]
                        data out,
    input wire [1:0]
                        address);
  reg[3:0] ROM[0:3];
                         - An MxN array
                          is declared.
  initial
    begin
      ROM[0] = 4'b1110;
      ROM[1] = 4'b0010;
      ROM[2] = 4'b1111;
      ROM[3] = 4'b0100;
    end
  always @ (address)
    data out = ROM[address];
endmodule
```

## Memory Model (Synchronous)


Synchronous ROM, a clock edge is used to trigger the procedural block that updates data\_out. A sensitivity list is used that contains the clock to trigger the assignment



```
module rom 4x4 sync
   (output reg [3:0]
                       data out,
    input wire [1:0]
                       address,
    input wire
                       Clock):
  always @ (posedge Clock)
    case (address)
              : data out = 4'b1110;
              : data out = 4'b0010;
              : data out = 4'b1111;
                data out = 4'b0100;
      default : data out = 4'bXXXX;
    endcase
endmodule
```

```
module rom 4x4 sync
   (output reg [3:0]
                       data out,
                       address,
    input wire [1:0]
    input wire
                       Clock);
  reg[3:0] ROM[0:3];
  initial
    begin
      ROM[0] = 4'b1110;
      ROM[1] = 4'b0010:
      ROM[2] = 4'b1111;
      ROM[3] = 4'b0100;
    end
  always @ (posedge Clock) «
    data out = ROM[address];
endmodule
```


## Synchronous Read/Write Memory




```
module rw 4x4 async
   (output reg
                         data out,
                 [3:0]
    input wire [1:0]
                         address,
    input wire
                         WE,
    input wire [3:0]
                         data in);
  reg[3:0] RW[0:3];
                                              An MxN array is declared called "RW".
  always @ (address or WE or data in) -
                                              This provides the asynchronous behavior.
    if (WE)
      RW[address] = data in;
                                              Writing to the RW array when WE=1.
    else
      data out = RW[address];
                                              Reading from the RW array when WE=0.
endmodule
```

6

#### Asynchronous Read/Write Memory



## Synchronous Read/Write Memory




```
module rw 4x4 sync
   (output reg [3:0]
                       data out,
    input
          wire [1:0]
                       address,
    input wire
                       WE,
    input wire [3:0]
                       data in,
                       Clock);
    input wire
  reg[3:0] RW[0:3];
  always @ (posedge Clock)
    if (WE)
     RW[address] = data in;
    else
      data out = RW[address];
endmodule
```

Reads and writes only occur on the rising edge of the clock.


#### Synchronous Read/Write Memory

```
module rw 4x4 sync
    (output reg [3:0]
                           data out,
    input wire [1:0]
                           address,
     input wire
                           WE,
     input wire [3:0]
                           data in,
    input wire
                           Clock):
  reg[3:0] RW[0:3];
                                          Reads and writes only occur on the rising edge of
  always @ (posedge Clock) +
                                          the clock.
    if (WE)
       RW[address] = data in;
    else
       data out = RW[address];
endmodule
                              READ
                                                   WRITE
                                                                         READ
Wave - Default
2 -
                  Msgs
  Clock
                 Sto
 address
                 11
                      00
                                10
                                                                     01
                                                                          10
 + data_in
                0000
                      0000
                                                          0100
                                                0010
                                                     11111
   ◆ WE
                Sto
 🛨 🏡 data_out
                 0100
                                                                  1110 (0010 (1111 (0100
                       . . . . . . . . . . . . . . . . . .
                                             360 ns
WINO 
             Now
                                                           150 ns
                                 50 ns
                                              100 ns
                                                                        200 ns
         Reads are performed on the rising
                                              Data is written on the rising
            edge of clock when WE=0.
                                              edge of clock when WE=1.
```


#### **Memory Ports**



Single Port RAM




**Dual Port ROM** 



**Dual Port RAM** 

#### **RAM Ports**



modes	ena	wea	enb	web	portA	portB
1	1	1	1	1	write	write
2	1	1	1	0	write	read
3	1	0	1	1	read	write
4	1	0	1	0	read	read

- Mode 1, both ports can write data simultaneously,
   but not to the same memory location
- Mode 2 and 3, one port writes while the other reads, enabling concurrent read/write operations at different addresses
- In Mode 3, both ports can read data at the same time, even from the same address location

## Port description

Port Name	Size	Description	Direction
Wr_en	1-bit	Write enable (active high)	Input
Rd_en	1-bit	Read enable (active high)	Input
Wr_addr	4-bit	Write address (16 locations)	Input
Rd_addr	4-bit	Read address (16 locations)	Input
Data_in	32-bit	Data to write	Input
Data_out	32-bit	Data read from memory	Output
Rst	1-bit	Active low asynchronous reset	Input
Clk	1-bit	Clock signal (operations on negative edge)	Input

#### Summary

- Asynchronous memory responds immediately
- Synchronous memory responds on clock edge
- Verilog models ROM with initialized arrays or case statements
- R/W memory with uninitialized arrays



Thank you!

**Happy Learning**