bar0_addr[15:0] bar0_wdata[31:0] bar0_rd_en

bar0_wr_en

cfg_addr[11:0] cfg_rd_en
clk

s0_tdata[511:0] s0_tkeep[63:0] s0_tlast s0_tvalid
s1_tdata[511:0] aclk

s1_tkeep[63:0] s1_tlast s1_tvalid

rx_level[383:0]

tbl_wr_addr[63:0] perst_n

cfg_wdata[31:0] cfg_wr_en
hot_reset_request

rx_level_valid[3:0]

tbl_wr_data[31:0]

tbl_wr_en

tbl_wr_mask

tbl_wr_vec[2:0] updatefc_received

u_arst

rst_sync

aclk sync_rst_n_reg_0
sync_rst_n_reg_1

u_ic

interconnect_top

aclk

aclk_0
aclk_1

active_q_reg[0]_0
active_q_reg[1]_0

clk

credit03__5

credit0_reg[2] credit0_reg[3] credit0_reg[4] credit0_reg[5] credit0_reg[6] credit0_reg[7]

credit13__5

credit1_reg[2] credit1_reg[3] credit1_reg[4] credit1_reg[5] credit1_reg[6]

credit1_reg[7]_0

ic_tready

rd_ptr_bin_reg[1]_rep__1
rd_ptr_gray_wr2_reg[0]

s0_tlast

s0_tready

s0_tvalid

s1_tlast

s1_tready

s1_tvalid

s_tready_reg

src_toggle_reg
src_toggle_reg_0

wr_en

wr_ptr[3]_i_6 wr_ptr[3]_i_6_0 wr_ptr[3]_i_6_1 wr_ptr[3]_i_7 wr_ptr[3]_i_7_0 wr_ptr_reg[0] wr_ptr_reg[0]_0 wr_ptr_reg[0]_1

DI[6:0] O[7:0] Q[7:0] S[5:0]

aclk_10[7:0]

aclk_2[6:0] aclk_3[7:0] aclk_4[7:0] aclk_5[7:0] aclk_6[7:0] aclk_7[7:0] aclk_8[7:0] aclk_9[7:0]

credit1_reg[7][7:0]

ex_bytes_reg[0] ex_bytes_reg[0]_0

...4dsP_B_dspDelayedAccum1_carry__0[6:0]
...sP_B_dspDelayedAccum1_carry__0_0[5:0]
...4dsP_B_dspDelayedAccum1_carry__1[7:0]
...sP_B_dspDelayedAccum1_carry__1_0[7:0]
...4dsP_B_dspDelayedAccum1_carry__2[7:0]
...sP_B_dspDelayedAccum1_carry__2_0[7:0]

off_base_reg[23][22:0] off_base_reg[23]_0[22:0]

p_2_out__0_carry__1[7:0] p_2_out__0_carry__1_0[7:0] p_2_out__0_carry__1_1[17:0] p_2_out__0_carry__1_2[17:0] p_2_out__0_carry__2[7:0] p_2_out__0_carry__2_0[7:0]

rd_data[601:0]

s0_tdata[511:0] s0_tkeep[63:0]

s1_tdata[511:0] s1_tkeep[63:0]

session_active[1:0] session_end[1:0] session_overflow[1:0] session_overflow_reg

session_overflow_reg_0
session_start_aclk[1:0]

tkeep_has_gap2[23:0]

u_lpb

link_phy_bridge_top

aclk

aclk_1
aclk_2
aclk_3
aclk_4
aclk_5
aclk_6
aclk_7
axi_rst_n
axi_rst_n_reg

bar0_rd_en

bar0_rd_valid

bar0_wr_en

cfg_cpl_valid

cfg_rd_en

cfg_wr_en
clk

crc_err credit03__5
credit13__5
datapath_rst_n
datapath_rst_n_reg

err_addr_ovf err_xlat_miss
fec_err

hot_reset_request

ic_tready
link_trained

m_rx_axis_tlast m_rx_axis_tvalid

perst_n

phy_framing_err phy_lane_err s_tready_reg

src_toggle_reg
src_toggle_reg_0

src_toggle_reg_1
src_toggle_reg_2
sync3_reg

tbl_wr_en
tbl_wr_mask

updatefc_received

weight_ch0_reg[0] weight_ch0_reg[1] weight_ch0_reg[2] weight_ch0_reg[3] weight_ch0_reg[4] weight_ch0_reg[5] weight_ch1_reg[0] weight_ch1_reg[1] weight_ch1_reg[2] weight_ch1_reg[3] weight_ch1_reg[4] weight_ch1_reg[5]

wr_en wr_ptr[3]_i_6 wr_ptr_reg[0] wr_ptr_reg[0]_0

DI O[7:0]

S[7:0]

aclk_0[23:0]

bar0_addr[13:0]

bar0_rdata[31:0]

bar0_wdata[31:0]

cfg_addr[9:0]

cfg_rdata[30:0]

cfg_wdata[26:0]

...dsP_B_dspDelayedAccum1_carry__2[22:0]

... P_B_dspDelayedAccum1_carry__2_0[22:0] m_rx_axis_tdata[511:0] m_rx_axis_tkeep[15:0]

rd_data[600:0] rx_level[255:0] rx_level_valid[3:0]
session_limit[23:0] session_limit_ch1[23:0]

session_limit_ch1_reg[14][7:0] session_limit_ch1_reg[14]_0[7:0] session_limit_ch1_reg[22][7:0] session_limit_ch1_reg[22]_0[7:0] session_limit_ch1_reg[23] session_limit_ch1_reg[23]_0

session_limit_ch1_reg[5][5:0] session_limit_ch1_reg[7]

session_limit_reg[14][7:0] session_limit_reg[14]_0[7:0] session_limit_reg[22][7:0] session_limit_reg[22]_0[7:0] session_limit_reg[23] session_limit_reg[23]_0

session_limit_reg[5][5:0]

session_overflow[1:0]

session_start_aclk[1:0]

tbl_wr_addr[63:0]
tbl_wr_data[31:0]

tbl_wr_vec[2:0]
tkeep_has_gap2_carry__0_i_8[7:0]
tkeep_has_gap2_carry__1_i_8[7:0]
tkeep_has_gap2_carry__2_i_8[7:0]
tkeep_has_gap2_carry__3_i_8[7:0]
tkeep_has_gap2_carry__4_i_8[7:0]
tkeep_has_gap2_carry__5_i_8[7:0]
tkeep_has_gap2_carry__6_i_8[7:0]

tx_level[255:0]

tx_level_valid weight_ch0[7:0]

weight_ch1[7:0]

wr_ptr[3]_i_34[7:0]

axi_rst_n

bar0_rd_valid

bar0_rdata[31:0] cfg_cpl_valid

cfg_rdata[31:0] crc_err datapath_rst_n
err_addr_ovf err_xlat_miss
fec_err

link_trained m_rx_axis_tdata[511:0] m_rx_axis_tkeep[63:0] m_rx_axis_tlast m_rx_axis_tvalid

phy_framing_err phy_lane_err

tx_level[383:0]

tx_level_valid[3:0]

s0_tready

s1_tready

session_active[1:0] session_end[1:0] session_overflow[1:0]

flr_request m_rx_axis_tready
ts_byte_l0[7:0]

ts_byte_l1[7:0]

ts_byte_l2[7:0]

ts_byte_l3[7:0]

ts_byte_valid