

## To all our customers

---

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

---

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.)

Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp.

Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: [www.renesas.com](http://www.renesas.com)

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

---





Renesas Technology Corp.

# HITACHI SEMICONDUCTOR TECHNICAL UPDATE


Classification of Production	Microcomputer		No	TN-H8*-233A/E	Rev	1.0
THEME	Amendments, Deletions, and Additions to H8/3672 Series Hardware Manual when Issuing the Second Edition	Classification of Information	1. Spec change ② Supplement of Documents 3. Limitation of Use 4. Change of Mask 5. Change of Production Line			
PRODUCT NAME	H8/3672 Series Hardware Manual	Lot No. All Lots	Reference Documents	H8/3672 Series Hardware Manual ADE-602-239A Rev.2.0	Effective Date From      Now	

We would like to inform you about the amendments to be made and the descriptions to be deleted and added to the first edition of the H8/3672 Series (H8/3672 and H8/3670) Hardware Manual when issuing the second edition.

## Main Revisions and Additions in this Edition

Item	Page	Revisions (See Manual for Details)
General Precautions on Handling of Product	iii	Added.
Configuration of This Manual	iv	Added.
Preface	v	Notes added. Restrictions 1 to 5 when using an on-chip emulator (E10T) for H8/3672 program development and debugging
1.1 Features	1	Package added. LQFP-48 (FP-48B)
1.2 Internal Block Diagram	2	<div> <div>↔ E10T_0</div> <div>↔ E10T_1</div> <div>↔ E10T_2</div> </div>
1.3 Pin Arrangement	3	<div>  </div> <p>Note: Do not connect NC pins (these pins are not connecte to the internal circuitry).</p>
1.3 Pin Arrangement	4	<div>  </div> <p>Note: Do not connect NC pins (these pins are not connecte to the internal circuitry).</p>


Item	Page	Revisions (See Manual for Details)																																
1.4 Pin Functions Table 1.1 Pin Functions	6	<table><tr><td rowspan="3">Syrial communication interface (SCI)</td><td>TXD</td><td>46</td><td>36</td><td>Output</td></tr><tr><td>RXD</td><td>45</td><td>35</td><td>Input</td></tr><tr><td>SCK3</td><td>44</td><td>34</td><td>I/O</td></tr></table>	Syrial communication interface (SCI)	TXD	46	36	Output	RXD	45	35	Input	SCK3	44	34	I/O																			
Syrial communication interface (SCI)	TXD	46		36	Output																													
	RXD	45		35	Input																													
	SCK3	44	34	I/O																														
1.4 Pin Functions Table 1.1 Pin Functions	6	<table><tr><td>E10T</td><td>E10T_0, 41, 42, 43</td><td>31, 32, 33</td><td>Interface pin for E10T emulator</td></tr><tr><td></td><td>E10T_1,</td><td></td><td></td></tr><tr><td></td><td>E10T_2</td><td></td><td></td></tr></table>	E10T	E10T_0, 41, 42, 43	31, 32, 33	Interface pin for E10T emulator		E10T_1,				E10T_2																						
E10T	E10T_0, 41, 42, 43	31, 32, 33	Interface pin for E10T emulator																															
	E10T_1,																																	
	E10T_2																																	
2.1 Address Space and Memory Map Figure 2.1 Memory Map	8																																	
4.1.1 Address Break Control Register (ABRKCR)	56	<table><tr><th>Bit</th><th>Bit Name</th><th>Description</th></tr><tr><td>4</td><td>ACMP2</td><td>Address Compare Condition Select 2 to 0</td></tr><tr><td>3</td><td>ACMP1</td><td rowspan="5">These bits comparison condition between the address set in BAR and the internal address bus.</td></tr><tr><td>2</td><td>ACMP0</td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td><td>000: Compares 16-bit addresses</td></tr><tr><td></td><td></td><td>001: Compares upper 12-bit addresses</td></tr><tr><td></td><td></td><td>010: Compares upper 8-bit addresses</td></tr><tr><td></td><td></td><td>011: Compares upper 4-bit addresses</td></tr><tr><td></td><td></td><td>1XX: Reserved (setting prohibited)</td></tr></table>	Bit	Bit Name	Description	4	ACMP2	Address Compare Condition Select 2 to 0	3	ACMP1	These bits comparison condition between the address set in BAR and the internal address bus.	2	ACMP0									000: Compares 16-bit addresses			001: Compares upper 12-bit addresses			010: Compares upper 8-bit addresses			011: Compares upper 4-bit addresses			1XX: Reserved (setting prohibited)
Bit	Bit Name	Description																																
4	ACMP2	Address Compare Condition Select 2 to 0																																
3	ACMP1	These bits comparison condition between the address set in BAR and the internal address bus.																																
2	ACMP0																																	
		000: Compares 16-bit addresses																																
		001: Compares upper 12-bit addresses																																
		010: Compares upper 8-bit addresses																																
		011: Compares upper 4-bit addresses																																
		1XX: Reserved (setting prohibited)																																
4.2 Operation	58	Description amended.  When the ABIF and ABIE bits in ABRKSR are set to 1, the address break function generates an interrupt request to the CPU. The ABIF bit in ABRKSR is set to 1 by the combination of the address set in BAR, the data set in BDR, and the conditions set in ABRKCR.																																
4.2 Operation Figure 4.2 Address Break Interrupt Operation Example (3)	59	Deleted.																																
4.3 Usage Notes	59	Added.																																

Item	Page	Revisions (See Manual for Details)											
5.1 System Clock Generator	61	Added.											
Figure 5.2 Block Diagram of System Clock Generator		 <p>LPM: Low-power mode (standby mode, subsleep mode)</p>											
5.2.1 Prescaler S	63	Description amended. In active mode and sleep mode, the clock input to prescaler S is determined by the division factor designated by MA2 to MA0 in SYSCR2.											
6.1.1 System Control Register 1 (SYSCR1)	66	<table border="1"> <thead> <tr> <th>Bit</th><th>Bit Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>6</td><td>STS2</td><td>Standby Timer Select 2 to 0</td></tr> <tr> <td>5</td><td>STS1</td><td rowspan="2">These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode, to active mode or sleep mode due to an interrupt. The designation should be made according to the clock frequency so that the waiting time is at least 6.5 ms. The relationship between the specified value and the number of wait states is shown in table 6.1. When an external clock is to be used, the minimum value (STS2 = STS1 = STS0 = 1) is recommended.</td></tr> <tr> <td>4</td><td>STS0</td></tr> </tbody> </table>	Bit	Bit Name	Description	6	STS2	Standby Timer Select 2 to 0	5	STS1	These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode, to active mode or sleep mode due to an interrupt. The designation should be made according to the clock frequency so that the waiting time is at least 6.5 ms. The relationship between the specified value and the number of wait states is shown in table 6.1. When an external clock is to be used, the minimum value (STS2 = STS1 = STS0 = 1) is recommended.	4	STS0
Bit	Bit Name	Description											
6	STS2	Standby Timer Select 2 to 0											
5	STS1	These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode, to active mode or sleep mode due to an interrupt. The designation should be made according to the clock frequency so that the waiting time is at least 6.5 ms. The relationship between the specified value and the number of wait states is shown in table 6.1. When an external clock is to be used, the minimum value (STS2 = STS1 = STS0 = 1) is recommended.											
4	STS0												
6.1.4 Module Standby Control Register 2 (MSTCR2)	69	Deleted.											
Section 7 ROM	75	Description amended. EIOT → E10T <ul style="list-style-type: none"> <li>Reprogramming capability</li> </ul> The flash memory can be reprogrammed up to 1,000 times. Description deleted. <ul style="list-style-type: none"> <li>Power-down mode</li> </ul>											
7.2.4 Flash Memory Enable Register (FENR)	79	Description amended. Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers, FLMCR1, FLMCR2, and EBR1.											
7.3 On-Board Programming Modes	79	Description amended. EIOT_0 → E10T_0											
Table 7.1 Setting Programming Modes													

Item	Page	Revisions (See Manual for Details)
------	------	------------------------------------

7.3.1 Boot Mode	81	Changed.
-----------------	----	----------

Table 7.2 Boot Mode Operation




7.4.1 Program/Program-Verify	83	Description amended.
------------------------------	----	----------------------

7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 2 bits are B'00. Verify data can be read in words or in longwords from the address to which a dummy write was performed.

7.4.1 Program/Program-Verify	84	
------------------------------	----	--


Figure 7.3 Program/Program-Verify Flowchart



7.4.3	87	
-------	----	--

## Interrupt Handling when Programming/Erasing Flash Memory

Figure 7.4 Erase/Erase-Verify Flowchart



9.5.1 Port Control Register 8 (PCR8)	106	
--------------------------------------	-----	--

Bit	Bi Name	Initial	R/W	Description
7	—	—	—	Reserved
6	—	—	—	
5	—	—	—	

Item	Page	Revisions (See Manual for Details)																									
10.3.2 Time Constant Registers A and B (TCORA, TCORB)	113	Initial value added. TCORA and TCORB are initialized to H'FF.																									
10.3.5 Timer Control Register V1 (TCRV1)	117	<table><tr><th>Bit</th><th>Bit Name</th><th>Description</th></tr><tr><td>2</td><td>TRGE</td><td>TCNTV starts counting up by the input of the edge which is selected by TVEG1 and TVEG0.  0: Disables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV when TCNTV is cleared by a compare match.  1: Enables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV when TCNTV is cleared by a compare match.</td></tr></table>	Bit	Bit Name	Description	2	TRGE	TCNTV starts counting up by the input of the edge which is selected by TVEG1 and TVEG0.  0: Disables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV when TCNTV is cleared by a compare match.  1: Enables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV when TCNTV is cleared by a compare match.																			
Bit	Bit Name	Description																									
2	TRGE	TCNTV starts counting up by the input of the edge which is selected by TVEG1 and TVEG0.  0: Disables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV when TCNTV is cleared by a compare match.  1: Enables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV when TCNTV is cleared by a compare match.																									
11.3.2 Timer Control Register W (TCRW)	130	Description amended TCRW selects the timer counter clock source, selects a clearing condition, and specifies the timer output levels. <table><tr><th>Bit</th><th>Bit Name</th><th>Initial Value</th><th>R/W</th><th>Description</th></tr><tr><td>3</td><td>TOD</td><td>0</td><td>R/W</td><td>Timer Output Level Setting D  0: Output value is 0* 1: Output value is 1*</td></tr><tr><td>2</td><td>TOC</td><td>0</td><td>R/W</td><td>Timer Output Level Setting C  0: Output value is 0* 1: Output value is 1*</td></tr><tr><td>1</td><td>TOB</td><td>0</td><td>R/W</td><td>Timer Output Level Setting B  0: Output value is 0* 1: Output value is 1*</td></tr><tr><td>0</td><td>TOA</td><td>0</td><td>R/W</td><td>Timer Output Level Setting A  0: Output value is 0* 1: Output value is 1*</td></tr></table> Note: * The change of the setting is immediately reflected in the output value.	Bit	Bit Name	Initial Value	R/W	Description	3	TOD	0	R/W	Timer Output Level Setting D  0: Output value is 0* 1: Output value is 1*	2	TOC	0	R/W	Timer Output Level Setting C  0: Output value is 0* 1: Output value is 1*	1	TOB	0	R/W	Timer Output Level Setting B  0: Output value is 0* 1: Output value is 1*	0	TOA	0	R/W	Timer Output Level Setting A  0: Output value is 0* 1: Output value is 1*
Bit	Bit Name	Initial Value	R/W	Description																							
3	TOD	0	R/W	Timer Output Level Setting D  0: Output value is 0* 1: Output value is 1*																							
2	TOC	0	R/W	Timer Output Level Setting C  0: Output value is 0* 1: Output value is 1*																							
1	TOB	0	R/W	Timer Output Level Setting B  0: Output value is 0* 1: Output value is 1*																							
0	TOA	0	R/W	Timer Output Level Setting A  0: Output value is 0* 1: Output value is 1*																							
11.4.1 Normal Operation Figure 11.6 Toggle Output Example (TOA = 0, TOB = 1)	137																										
12.1 Features	151	Description amended. <ul style="list-style-type: none"><li>Selectable from nine counter input clocks.</li></ul> Eight clock sources ( $\phi/64$ , $\phi/128$ , $\phi/256$ , $\phi/512$ , $\phi/1024$ , $\phi/2048$ , $\phi/4096$ , and $\phi/8192$ ) or the internal oscillator can be selected as the timer-counter clock. When the internal oscillator is selected, it can operate as the watchdog timer in any operating mode.																									

Item	Page	Revisions (See Manual for Details)
12.2.1 Timer Control/Status Register WD (TCSRWD)	152	TCSRWD performs the TCSRWD and TCWD write control. TCSRWD also controls the watchdog timer operation and indicates the operating state. TCSRWD must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

Bit	R/W
7	R/W
5	R/W
3	R/W
1	R/W

13.3.4 Transmit Data Register (TDR)	158	Initial value added. TDR is initialized to H'FF.
-------------------------------------	-----	---

13.3.7 Serial Status Register (SSR)	163			
		Bit	Bit Name	Initial Value
		2	TEND	1
				R/W
				R

15.1 When Using Internal Power Supply Step-Down Circuit	207	Description amended. Connect the external power supply to the $V_{CC}$ pin, and connect a capacitance of approximately 0.1 $\mu F$ between $V_{CL}$ and $V_{SS1}$ , as shown in figure 15.1.
---	-----	---

15.2 When Not Using Internal Power Supply Step-Down Circuit	208	Description amended. When the internal power supply step-down circuit is not used, connect the external power supply to the $V_{CL}$ pin and $V_{CC}$ pin, as shown in figure 15.2.
---	-----	--

17.2.6 Flash Memory Characteristics (Preliminary)	231							
Table 17.7 Flash Memory Characteristics (Preliminary)		Item	Symbol	Test Condition	Values			Unit
					Min	Typ	Max	
		Reprogramming count	N <sub>WEC</sub>		—	—	1000	Times

B.1 I/O Port Block	267
Figure B.10 Port 5 Block Diagram (P54 to P50)	

