

Experiment 3 Full Adder

Objective: Verification of Full adder

Theory:Full adder is a combinational logic circuit


Block Diagram: -





Implementation: -


Dataflow: -




Output: -

```
[2023-02-28 04:47:03 EST] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;sum=0;carry=0
a=0,b=0,c=1;sum=1;carry=0
a=0,b=1,c=0;sum=1;carry=1
a=1,b=0,c=0;sum=1;carry=1
a=1,b=0,c=0;sum=0;carry=1
a=1,b=0,c=0;sum=0;carry=1
a=1,b=1,c=0;sum=0;carry=1
finding VCD file...
/dump.vcd
[2023-02-28 04:47:04 EST] Opening EPWave...
Done
```

Waveform: -



Behavioral: -




Output: -

```
[2023-02-28 04:47:03 EST] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.

a=0,b=0,c=0;sum=0;carry=0
a=0,b=1,c=0;sum=1;carry=0
a=0,b=1,c=0;sum=1;carry=1
a=1,b=0,c=0;sum=1;carry=1
a=1,b=0,c=0;sum=0;carry=1
a=1,b=0,c=1;sum=0;carry=1
a=1,b=1,c=0;sum=0;carry=1
a=1,b=1,c=0;sum=0;carry=1
Finding VCD file...
./dump.vcd
[2023-02-28 04:47:04 EST] Opening EPWave...
Done
```

Wave Form: -



Observations:


Inputs			Outputs	
Α	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Full Subtractor

Objective: -Verification of Full Subtractor

Theorey: -Full Subtractor is a combinational logic gate


Block diagram:





Implementation: -

Dataflow:




Output:

```
| Court | Cou
```

Wave Form:




Behavioral:



Output:

```
| Color | Col
```

Wave Form:



Observations:

Inputs			Outputs	
Α	В	Borrowin	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1