
## **EXPERIMENT-4**

### 4Bit Subtractor

Objective: Verification of 4bit Subtractor by using EDA playground

**Theory**: A 4bit binary subtractor is a combinational logic gates


## Block Diagram: -



# Implementation: -

### Output: -

## Waveform: -



#### **Observations:**


Finally we verified 4-bit subtractor by Verilog code by using EDA play ground

# <mark>4Bit addder</mark>


Objective: Verification of 4bit Adder by using EDA playground

**Theory**: A 4bit binary adder is a combinational logic gates

## Block Diagram: -




## Implementation: -



# Output:

```
| Color | Colo
```

## Waveform: -



## **Observations**:

Finally we verified 4-bit Adder by Verilog code by using EDA play ground