



Experiment 3

Full Adder

Objective: Verification of Full adder


Theory: Full adder is a combinational logic circuit

Block Diagram: -



Implementation: -


Dataflow: -



Output: -

```
[2023-02-28 04:47:03 EST] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;sum=0;carry=0
a=0,b=0,c=1;sum=1;carry=0
a=0,b=1,c=0;sum=1;carry=0
a=0,b=1,c=1;sum=0;carry=1
a=1,b=0,c=0;sum=1;carry=0
a=1,b=0,c=1;sum=0;carry=1
a=1,b=1,c=0;sum=0;carry=1
a=1,b=1,c=1;sum=1;carry=1
Finding VCD file...
./dump.vcd
[2023-02-28 04:47:04 EST] Opening EPwave...
Done
```

Waveform: -



Behavioral: -

```

1 module tb_full_adder_pavan;
2   reg a,b,c;
3   wire sum,carry;
4   full_adder_pavan a1(a,b,c,sum,carry);
5   initial begin
6     $dumpfile("dump.vcd");
7     $dumpvars;
8     #100 $finish;
9   end
10  initial
11  begin
12    a=0; b=0; c=0;
13    $monitor("a=%0b; b=%0b; c=%0b; sum=%0b; carry=%0b",a,b,c,sum,carry);
14    #5 a=0; b=0; c=0;
15    #5 a=0; b=1; c=0;
16    #5 a=0; b=1; c=1;
17    #5 a=1; b=0; c=0;
18    #5 a=1; b=0; c=1;
19    #5 a=1; b=1; c=0;
20    #5 a=1; b=1; c=1;
21  end
22 endmodule

```

```

1 module full_adder_pavan(a,b,c,sum,carry);
2   input a,b,c;
3   output sum,carry;
4   reg sum,carry;
5   always @(a,b,c)
6   begin
7     if(a==1'b0 && b==1'b0 && c==1'b0)
8     begin
9       sum=0;
10      carry=0;
11    end
12    else if((a==1'b0 && b==1'b1 && c==1'b1) || (a==1'b0 && b==1'b1 && c==1'b0))
13    begin
14      sum=1;
15      carry=0;
16    end
17    else if (a==1'b0 && b==1'b1 && c==1'b1)
18    begin
19      sum=0;
20      carry=1;
21    end
22    else if (a==1'b1 && b==1'b0 && c==1'b0)
23    begin
24      sum=1;
25      carry=0;
26    end
27    else if ((a==1'b1 && b==1'b0 && c==1'b1) || (a==1'b1 && b==1'b1 && c==1'b1))
28    begin
29      sum=0;
30      carry=1;
31    end
32    else
33    begin
34      sum=1;
35      carry=1;
36    end
37  end

```


Output: -

```

[2023-02-28 04:47:03 EST] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;sum=0;carry=0
a=0,b=0,c=1;sum=1;carry=0
a=0,b=1,c=0;sum=1;carry=0
a=0,b=1,c=1;sum=0;carry=1
a=1,b=0,c=0;sum=1;carry=0
a=1,b=0,c=1;sum=0;carry=1
a=1,b=1,c=0;sum=0;carry=1
a=1,b=1,c=1;sum=1;carry=1
Finding VCD file...
./dump.vcd
[2023-02-28 04:47:04 EST] opening EPwave...
Done

```

Wave Form: -



Observations:



Inputs			Outputs	
A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Full Subtractor

Objective: -Verification of Full Subtractor

Theorey: -Full Subtractor is a combinational logic gate

Block diagram:



Implementation: -

Dataflow:

```

1 module tb_full_sub_pavan;
2   reg a,b,c;
3   wire difference,borrow;
4   full_sub_pavan al(a,b,c,sum,carry);
5   initial begin
6     $dumpfile("dump.vcd");
7     $dumpvars;
8     #100 $finish;
9   end
10  initial
11  begin
12    a=0; b=0; c=0;
13    $monitor("a=%0b; b=%0b; c=%0b; sum=%0b; carry=%0b", a,b,c,difference,borrow);
14    #5 a=0; b=0; c=0;
15    #5 a=0; b=1; c=0;
16    #5 a=0; b=1; c=1;
17    #5 a=1; b=0; c=0;
18    #5 a=1; b=0; c=1;
19    #5 a=1; b=1; c=0;
20    #5 a=1; b=1; c=1;
21  end
22 endmodule
  
```

```

1 module full_adder_pavan(a,b,c,difference,borrow);
2   input a,b,c;
3   output sum,carry;
4   assign sum=a+b+c;
5   assign carry=((a & b) | (b&c) | ((a)&c));
6 endmodule
  
```


Output:

```

Log Share
[2023-02-28 05:01:08 EST] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;difference=0;borrow=0
a=0,b=0,c=1;difference=1;borrow=1
a=0,b=1,c=0;difference=1;borrow=1
a=0,b=1,c=1;difference=0;borrow=1
a=1,b=0,c=0;difference=1;borrow=0
a=1,b=0,c=1;difference=0;borrow=0
a=1,b=1,c=0;difference=0;borrow=0
a=1,b=1,c=1;difference=1;borrow=1
Finding VCD file...
./dump.vcd
[2023-02-28 05:01:09 EST] Opening EPWave...
Done

```

Wave Form:



Behavioral:

```

EDA playground
Languages & Libraries
Testbench + Design
systemVerilog/Verilog
JVM / OVM
Other Libraries
Tools & Simulators
Compile Options
Run Options
Examples

testbench.sv
1 module tb_full_sub_pavan;
2   reg a,b,c;
3   wire difference,borrow;
4   full_sub_pavan a1(a,b,c,sum,carry);
5   initial begin
6     $dumpfile("dump.vcd");
7     $dumpvars;
8     #100 $finish;
9   end
10  initial
11  begin
12    a=0; b=0; c=0;
13    $monitor("a=%0b; b=%0b; c=%0b; sum=%0b; carry=%0b", a,b,c,difference,borrow);
14    #5 a=0; b=0; c=1;
15    #5 a=0; b=1; c=0;
16    #5 a=0; b=1; c=1;
17    #5 a=1; b=0; c=0;
18    #5 a=1; b=0; c=1;
19    #5 a=1; b=1; c=0;
20    #5 a=1; b=1; c=1;
21  end
22 endmodule


design.sv
1 module full_sub_pavan(a,b,c,difference,borrow);
2   input a,b,c;
3   output difference,borrow;
4   reg difference,borrow;
5   always @(a,b,c)
6   begin
7     if(a==1'b0 && b==1'b0 && c==1'b0) || (a==1'b1 & b==1'b0 & c==1'b1) || (a==1'b1 & b==1'b1 & c==1'b0)
8     begin
9       difference=0;
10      borrow=0;
11    end
12    else if(a==1'b0 && b==1'b1 && c==1'b1)
13    begin
14      difference=0;
15      borrow=1;
16    end
17    else if(a==1'b1 && b==1'b0 && c==1'b0)
18    begin
19      difference=1;
20      borrow=0;
21    end
22    else
23    begin
24      difference=1;
25      borrow=1;
26    end
27  end
28 endmodule

```

Output:

```
Log Share
[2023-02-28 05:01:08 EST] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;difference=0;borrow=0
a=0,b=0,c=1;difference=1;borrow=1
a=0,b=1,c=0;difference=1;borrow=1
a=0,b=1,c=1;difference=0;borrow=1
a=1,b=0,c=0;difference=1;borrow=0
a=1,b=0,c=1;difference=0;borrow=0
a=1,b=1,c=0;difference=0;borrow=0
a=1,b=1,c=1;difference=1;borrow=1
Finding VCD file...
./dump.vcd
[2023-02-28 05:01:09 EST] Opening EPWave...
Done
```

Wave Form:



Observations:

Inputs			Outputs	
A	B	Borrow _{in}	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1