Experiment 3
Full Adder

Objective: Verification of Full adder

Theory:Full adder is a combinational logic circuit

Block Diagram: -





Implementation: -

Dataflow: -



Output: -

```
[2023-02-28 04:47:03 EST] iverilog '-Wall' design.sv testbench.sv  && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;sum=0;carry=0
a=0,b=0,c=1;sum=1;carry=0
a=0,b=1,c=0;sum=1;carry=0
a=0,b=1,c=1;sum=0;carry=1
a=1,b=0,c=0;sum=1;carry=0
a=1,b=0,c=1;sum=0;carry=1
a=1,b=1,c=0;sum=0;carry=1
a=1,b=1,c=1;sum=1;carry=1
Finding VCD file...
./dump.vcd
[2023-02-28 04:47:04 EST] Opening EPWave...
Done
```

Waveform: -



Behavioral: -



Output: -

```
[2023-02-28 04:47:03 EST] iverilog '-Wall' design.sv testbench.sv  && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;sum=0;carry=0
a=0,b=0,c=1;sum=1;carry=0
a=0,b=1,c=0;sum=1;carry=0
a=0,b=1,c=1;sum=0;carry=1
a=1,b=0,c=0;sum=1;carry=0
a=1,b=0,c=1;sum=0;carry=1
a=1,b=1,c=0;sum=0;carry=1
a=1,b=1,c=1;sum=1;carry=1
Finding VCD file...
./dump.vcd
[2023-02-28 04:47:04 EST] Opening EPWave...
Done
```

Wave Form: -



Observations:

Inputs			Outputs	
A	B	C_{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Full Subtractor

Objective: -Verification of Full Subtractor

Theorey: -Full Subtractor is a combinational logic gate

Block diagram:





Implementation: -

Dataflow:



Output:

```
[2023-02-28 05:01:08 EST] iverilog '-Wall' design.sv testbench.sv  && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;difference=0;borrow=0
a=0,b=0,c=1;difference=1;borrow=1
a=0,b=1,c=0;difference=1;borrow=1
a=0,b=1,c=1;difference=0;borrow=1
a=1,b=0,c=0;difference=1;borrow=0
a=1,b=0,c=1;difference=0;borrow=0
a=1,b=1,c=0;difference=0;borrow=0
a=1,b=1,c=1;difference=1;borrow=1
Finding VCD file...
./dump.vcd
[2023-02-28 05:01:09 EST] Opening EPWave...
Done
```

Wave Form:



Behavioral:




```
module tb_full_sub_pavan;
 reg a,b,c;
 wire difference,borrow;
 full_sub_pavan a1(a,b,c,sum,carry);
   initial begin
     $dumpfile("dump.vcd");
     $dumpvars;
     #100 $finish;
 end
 initial
   begin
     a=0; b=0; c=0;
     $monitor("a=%0b;b=%0b;c=%0b;sum=%0b;carry=%0b",a,b,c,difference,borrow);
     #5 a=0 ; b=0; c=1;
     #5 a=0 ; b=1; c=0;
     #5 a=0 ; b=1; c=1;
     #5 a=1 ; b=0; c=0;
     #5 a=1 ; b=0; c=1;
     #5 a=1 ; b=1; c=0;
     #5 a=1 ; b=1; c=1;
   end
endmodule
```

```
module full_sub_pavan(a,b,c,difference,borrow);
  input a,b,c;
  output difference,borrow;
  reg difference,borrow;
  always @(a,b,c)
  begin
    if(a==1'b0 && b==1'b0 && c==1'b0) || (a==1'b1 & b==1'b0 & c==1'b1) || (a==1'b1 & b==1'b1 &
c==1'b0)
       begin
         difference=0;
         borrow=0;
       end
    else if(a==1'b0 && b==1'b1 && c=1'b1)
       begin
         difference=0;
         borrow=1;
       end
    else if (a==1'b1 && b==1'b0 && c==1'b0)
       begin
         difference=1;
         borrow=0;
       end
    else
       begin
         difference=1;
         borrow=1;
       end
  end
endmodule
```

Output:

```
Log  Share
[2023-02-28 05:01:08 EST] iverilog '-Wall' design.sv testbench.sv  && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0,b=0,c=0;difference=0;borrow=0
a=0,b=0,c=1;difference=1;borrow=1
a=0,b=1,c=0;difference=1;borrow=1
a=0,b=1,c=1;difference=0;borrow=1
a=1,b=0,c=0;difference=1;borrow=0
a=1,b=0,c=1;difference=0;borrow=0
a=1,b=1,c=0;difference=0;borrow=0
a=1,b=1,c=1;difference=1;borrow=1
Finding VCD file...
./dump.vcd
[2023-02-28 05:01:09 EST] Opening EPWave...
Done
```

Wave Form:



Observations:

Inputs			Outputs	
A	B	$Borrow_{in}$	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1