

# Digital Circuits

- Digital Codes:
1. Binary Coded Decimal (BCD)
  2. Gray
  3. Parity
  4. ASCII.

① BCD:

Decimal	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

MSB ← Most significant bit  
LSB ← Least significant bit

2<sup>3</sup> 2<sup>2</sup> 2<sup>1</sup> 2<sup>0</sup> 2<sup>n</sup>

$$5_D \rightarrow 0101$$

$$= 0 \cdot 2^3 + 1 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0$$

$$= 0 + 4 + 0 + 1 = 5$$

$$55_D \rightarrow 0101 \ 0101$$

Application: Numeric displays.

② Gray: 1 bit changes for subsequent no.

Decimal	Gray code
0	0000
1	0001
2	0011
3	0010
4	0110
5	0111
6	0101
7	0100
8	1100
9	1101
10	1111
11	1110
12	1010
13	1011
14	1001
15	1000

③ Parity: Error detection code.  
(long distance)  
In binary data transmission, unusual data change may occur.  
Detects odd combination of change.

Parity  $\rightarrow$  Odd } Types  
Even }

First 4 Binary Data/bits Message	Last/ 5th bit Odd Parity	Last/ 5th bit Even Parity
0000	1	0
0001	0	1
0010	0	1
0011	1	0
0100	0	1
0101	1	0
0110	1	0
0111	0	1
1000	0	1
1001	1	0
1010	1	0
1011	0	1
1100	1	0
1101	0	1
1110	0	1
1111	1	0

#### ④ ASCII: American Standard Code for Information Interchange.

(Application: Keyboards for PCs)

Special/extended binary code  $\rightarrow$  Alpha-numeric code.


1 byte: 8-bits :  $2^8 = 256$  possible codes/values

Refer to ASCII table from internet.

eg. 'a' means  $96_D$  or  $61_H$   
 'A' "  $65_D$  or  $41_H$   
 '1' "  $49_D$  or  $31_H$   
 ',' "  $44_D$  or  $2C_H$

## 2. Digital circuits:


Types



- e.g. 1. Adders (Logic/binary adders) | 2. Flip-flops/latches  
 2. Subtractor | 3. Counters/timers  
 3. Decoder/encoder | 4. Memory  
 4. Multiplexer/de-mux (mux) | 5. Processors (micro-processors/controllers)

## 3. Digital adder (binary adder): Not a direct/AC V-adder

a) Half adder: 1-bit I/Ps




Truth table:


x	y	S	C	
0	0	0	0	$0+0=0, 0$
0	1	1	0	$0+1=1, 0$
1	0	1	0	$1+0=1, 0$
1	1	0	1	$1+1=0, 1$

EX-OR O/P      AND O/P

### Half Adder



b. Full adder: 1-bit I/Ps (considers  $C_{in}$ )



Truth Table:

	$C_{in}$	x	y	S	Cout	
0	0	0	0	0	0	S & Cout
1	0	0	1	1	0	are not
2	0	1	0	1	0	matching with
3	0	1	1	0	1	any standard
4	1	0	0	1	0	logic gate.
5	1	0	1	0	1	
6	1	1	0	0	1	K-map minimi-
7	1	1	1	1	1	zation is req'd.

b'. Karnaugh (K) - map minimization:

Logical box pattern for arranging required values (8 possibilities for S & another 8 for Cout)

Sum (S)

$C_{in}$	xy	00	01	11	10
0		0	1	1	0
1		1	0	0	1

Cout

$C_{in}$	xy	00	01	11	10
0		0	0	1	0
1		1	1	1	1

For Sum

$C_{in}$	xy	00	01	11	10
0		0	1	1	0
1		1	0	0	1





$C_{in}.\bar{x}.\bar{y}$

$\bar{C}_{in}.\bar{x}.y$

$C_{in}.x.y$

$\bar{C}_{in}.x.\bar{y}$

$$S = C_{in}.\bar{x}.\bar{y} + \bar{C}_{in}.\bar{x}.y + C_{in}.x.y + \bar{C}_{in}.x.\bar{y} = C_{in} \oplus x \oplus y$$






For Carry out

$C_{in} \backslash xy$	00	01	11	10
0			1	
1		1	1	1

$$C_o = xy + C_{in} \cdot y + C_{in} \cdot x$$



4. Digital subtractor: i) Half subtractor.

$x \backslash y$	0	1	Borrow	Difference
0	0	0	0	0
0	1	1	1	1
1	0	0	0	1
1	1	1	0	0



$B_i:$

$x \backslash y$	0	1
0	0	1
1	1	1

$$B = \bar{x}y$$

$D:$

$x \backslash y$	0	1
0	0	1
1	1	1

$$D = xy + \bar{x} \cdot y$$


ii) Full Subtractor:

	$B_i$ Borrow In	$x$	$y$	$B_o$ Borrow Out	$D$ Difference
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1

$D:$



$B_i \backslash xy$	00	01	11	10
0		1		1
1	1		1	

$$D = B_i \cdot \bar{x} \cdot \bar{y} + \bar{B}_i \cdot \bar{x} \cdot y + B_i \cdot xy + \bar{B}_i \cdot x \cdot \bar{y}$$



$B_o:$

$B_i \backslash xy$	00	01	11	10
0		1	1	1
1			1	


$$B_o = \bar{B}_i \cdot y + \bar{B}_i \cdot x + xy$$



### 5. Parallel adder: 4-bits



### 6. Parallel adder/subtractor: 4-bits



$M=0 \Rightarrow$  Adder  
 $M=1 \Rightarrow$  Subtractor

When,  $M=1$ , the ex-OR gates act like an inverter (NOT gate) for  $B$  input lines.  
 $A-B$  could be done by taking 2's complement of  $B$  and then adding it to  $A$ .


2's complement: 1's complement + 1  
NOT operation

Steps: 1. Compute 1's complement (or NOT) of all bits of  $B$  Separately.  
2. Add '1' to the result. ( $\bar{B} + 1$ )  
3. Add the values/bits to  $A$  by using parallel FA chain.  
 $A-B = (A + (\bar{B} + 1))$




7. Decoder: 3:8 (3 I/Ps, 8 O/Ps)  $n: 2^n$

I/Ps			O/Ps							
$A_2$	$A_1$	$A_0$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




$(1+A) + A = 1 + A + A = 1 + 0 = 1$

8. Demultiplexer: 1:2<sup>n</sup> (demux) (n > 1)



1:4 Demux:



$A_1, A_0$  : Address line


$X_i$  : I/P line

$D_3 - D_0$  : Data O/P line

While,  $A_1 = 0, A_0 = 0 \Rightarrow D_0 = X_i, D_3 - D_1 = 0$   
 (If  $X_i = 0 \Rightarrow D_0 = 0$   
 $X_i = 1 \Rightarrow D_0 = 1$ )  
 while,  $A_1 = 1, A_0 = 1 \Rightarrow D_3 = X_i, D_2 - D_0 = 0$   
 (If  $X_i = 0, D_3 = 0$   
 $X_i = 1, D_3 = 1$ )

No. I/P	Select I/Ps		O/Ps			
Date	$X_i$	$A_1$ $A_0$	$D_3$	$D_2$	$D_1$	$D_0$
	0/1	0 0	0	0	0	$X_i$
	0/1	0 1	0	0	$X_i$	0
	0/1	1 0	0	$X_i$	0	0
	0/1	1 1	$X_i$	0	0	0

9. Encoder (opposite to decoder):




Octal to binary encoder: 8:3 Encoder



$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	$x$	$y$	$z$
							1	0	0	0
						1		0	0	1
					1			0	1	0
				1				0	1	1
			1					1	0	0
		1						1	0	1
	1							1	1	0
1								1	1	1

Note: Only one of the I/Ps should be active at a time (mandatory requirement).

Priority encoder  $\rightarrow$  Solves the prob.



10. Multiplexer:  $2^n:1$  (opp. of demux)




$S_1 S_0$ : Select lines (I/P)



## Characteristic table

$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

## Symbol



## 11. Sequential cks: Flip-flops (FF)


FFs can maintain a binary state indefinitely until directed by an I/P signal to switch states.  
(Power supply must always be present)  
→ Ckts with clock (I/P) signal (typically)

### Types of flip-flops:

1. Simple SR (Set-reset) <sup>type</sup> FF (or RS FF)
2. Clocked SR FF (or RS FF)
3. D-type FF
4. J-K <sup>type</sup> FF
5. J-K Master-slave FF
6. T type FF

## 12. i) Simple SR (or RS) FF: Active high I/Ps.

SR: Set-Reset ; RS: Reset-Set




$S$	$R$	$Q$	$\bar{Q}$
0	0	$Q_{n-1}$	$\bar{Q}_{n-1}$
0	1	0	1
1	0	1	0
1	1	X	X

X: Not allowed


At  $t=0$ ,  $S=0, R=0, Q=Q_{n-1}, \bar{Q}=\bar{Q}_{n-1}$   
 $t=t_1$  to  $t_2$ ,  $R=1, S=0, Q=0, \bar{Q}=1$   
 $t=t_3$  to  $t_4$ ,  $R=0, S=1, Q=1, \bar{Q}=0$

## ii) Simple SR (or RS FF): Active low I/Ps.




$\bar{S}$	$\bar{R}$	$Q$	$\bar{Q}$
1	1	$Q_{n-1}$	$\bar{Q}_{n-1}$
0	0	X	X
1	0	0	1
0	1	1	0

Timing Diagram




## 13. Clocked SR (or RS) FF:



X: Indeterminate


time	$Q_{n-1}$	$S$	$R$	$Q_n$
$t_1$	0	0	0	0
$t_2$	0	0	1	0
$t_3$	0	1	0	1
$t_4$	0	1	1	X
$t_5$	1	0	0	1
$t_6$	1	0	1	0
$t_7$	1	1	0	1
$t_8$	1	1	1	X





$$Q_n = S + \bar{R}Q_{n-1}$$

#### 14. D-type FF (Data type)




Clock	$Q_{n-1}$	D	$Q_n$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1


$Q_{n-1}$	0	1
0	0	1
1	0	1

$$Q_n = D$$



Symbol

#### 15. J-K type FF:



Clock	$Q_{n-1}$	J	K	$Q_n$
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0

$Q_{n-1}$	00	01	11	10
0	0	1	1	1
1	1	1	0	0

$$Q_n = J \cdot \bar{Q}_{n-1} + \bar{K} \cdot Q_{n-1}$$



Present logic o/p state

Previous logic o/p state

T-type FF operation  
 ↑ Toggle type

## 16. J-K Master-Slave flip-flop:

Clock pulse width is larger than the propagation delay, which causes problem while  $J=K=1$  (toggle mode), as at the end of a clock pulse, O/Ps may/may not toggle to a correct value/logic. Such a problem is solved by using a master-slave FF (Solves the problem of race around)



Clk	$Q_{n-1}$	J	K	$Q_n$
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	1	1	1	0
0	1	1	1	1

} Toggle mode is correctly implemented by using J-K M-S FF.

## 17. Logic families: Ckt. & Voltage selection in digital systems.

RTL : Resistor Transistor Logic

DTL : Diode Transistor Logic

TTL : Transistor Transistor Logic

ECL : Emitter Coupled Logic

nMOS & pMOS : n- or p-channel MOS

CMOS : Complementary Metal Oxide Semiconductor

CMOS logic: Uses only n-ch MOSFETs.

Basic gates:


1) Inverter (NOT)

2) NAND


3) NOR




nMOS NOT Gate:



nMOS NAND Gate:




nMOS NOR Gate:



- 6) CMOS Logic: Both n-channel & p-channel MOSFETs are used (typically same in number)
- Avoids  $R_D$  or Diode connected MOSFETs.
  - Offers low power, as current (static) in between  $V_{DD}$  & Gnd is always zero. However (dynamic) current is present during logic transitions only.
  - Smaller area on a Semiconductor integrated circuit (IC).

CMOS NOT Gate

 $A=0, M_1$  (ON),  $M_2$  (OFF),  $Y=V_{DD}$  $A=1, M_1$  (OFF),  $M_2$  (ON),  $Y=0V$ 


CMOS NAND Gate:

 $M_1, M_2$ : PMOS $M_3, M_4$ : NMOS

A	B	Y
0V	0V	$V_{DD}$
0V	$V_{DD}$	$V_{DD}$
$V_{DD}$	0V	$V_{DD}$
$V_{DD}$	$V_{DD}$	0V

CMOS NOR Gate:

A	B	Y
0V	0V	$V_{DD}$
0V	$V_{DD}$	0V
$V_{DD}$	0V	0V
$V_{DD}$	$V_{DD}$	0V





18. CMOS Transmission Gate:


Digitally controlled Switch: For Analog or Digital

(Solid state)

Signal propagation.



No.  
Date.




Characteristic/Truth table:


Control	X(I/P)	Y(O/P) open-ckt
0	0 or 1	Tri-state (or don't care)
1	0 or 1	X(I/P)

19. Characteristics of Digital ckt's:

a) Fan-In: Total number of I/Ps in a logic gate. (may be odd or even)



b) Fan-Out: Specifies the number of standard loads (I/Ps of other gates/digital logic I/Ps) that can be connected safely to the O/P of a gate without degrading its normal operation (change in logic state due to excessive loading does not occur)




(Same with opp. direction of  $I_{OL}$ , &  $I_{IL}$  if O/P is 0)



c) Propagation delay: Average transition delay time for signal to propagate from an I/P to its O/P when a binary I/P signal changes a value/logic.  
(Time delay of a gate or any digital ckt)

d) Noise margin:



$$\text{Noise margin (high)} = V_{OH} - V_{IH}$$

$$\text{Noise margin (low)} = V_{IL} - V_{OL}$$

where,

$V_{OH}$ : Voltage O/P high ('1' state)  
 $V_{OL}$ : " " low ('0' state)  
 $V_{IH}$ : " I/P high ('1' state)  
 $V_{IL}$ : " " low ('0' state)