

[illegible]

UE18EC254

Time: 3 Hrs

All Questions are Compulsary

Max Marks: 100


1.	a)	Explain the impact of different VLSI design styles upon the design cycle time and the achievable circuit performance.	6																							
	b)	Explain operation of a CMOS inverter with region of operation with a neat graph and specifying the condition	8																							
	c)	Derive the expression for critical voltages V_{IL} of depletion load NMOS Inverter	6																							
2.	a)	Explain the Transistor Design Rules for NMOS, PMOS and CMOS with appropriate diagrams	6																							
	c)	Realize the Circuit and draw the stick diagram for the following Boolean expression $Y = (a+b).c$ using NMOS & CMOS logic.	8																							
	d)	Realize the Boolean function $Z = \overline{(D+E+A)(B+C)}$ using CMOS logic and Using the Euler's graph find the Euler's path	6																							
3.	a)	<p>Calculate the Absolute value of C_{in} and C_{out} for the given Multilayer Layout structure given using orbit 2 μm technologies</p>  <table border="1"> <thead> <tr> <th rowspan="2">Capacitance</th><th colspan="3">Value in $pF \times 10^{-4}/\mu m^2$ (Relative values in brackets)</th></tr> <tr> <th>5 μm</th><th>2 μm</th><th>1.2 μm</th></tr> </thead> <tbody> <tr> <td>Gate to channel</td><td>4 (1.0)</td><td>8 (1.0)</td><td>16 (1.0)</td></tr> <tr> <td>Diffusion (active)</td><td>1 (0.25)</td><td>1.75 (0.22)</td><td>3.75 (0.23)</td></tr> <tr> <td>Polysilicon* to substrate</td><td>0.4 (0.1)</td><td>0.6 (0.075)</td><td>0.6 (0.038)</td></tr> <tr> <td>Metal 1 to substrate</td><td>0.3 (0.075)</td><td>0.33 (0.04)</td><td>0.33 (0.02)</td></tr> </tbody> </table> <p>Notes: Relative value = specified value/gate to channel value for that technology.</p>	Capacitance	Value in $pF \times 10^{-4}/\mu m^2$ (Relative values in brackets)			5 μm	2 μm	1.2 μm	Gate to channel	4 (1.0)	8 (1.0)	16 (1.0)	Diffusion (active)	1 (0.25)	1.75 (0.22)	3.75 (0.23)	Polysilicon* to substrate	0.4 (0.1)	0.6 (0.075)	0.6 (0.038)	Metal 1 to substrate	0.3 (0.075)	0.33 (0.04)	0.33 (0.02)	7
Capacitance	Value in $pF \times 10^{-4}/\mu m^2$ (Relative values in brackets)																									
	5 μm	2 μm	1.2 μm																							
Gate to channel	4 (1.0)	8 (1.0)	16 (1.0)																							
Diffusion (active)	1 (0.25)	1.75 (0.22)	3.75 (0.23)																							
Polysilicon* to substrate	0.4 (0.1)	0.6 (0.075)	0.6 (0.038)																							
Metal 1 to substrate	0.3 (0.075)	0.33 (0.04)	0.33 (0.02)																							
	b)	Derive the expression for Number of stages Inverter to be cascaded to drive large capacitive load with minimum delay.	7																							
	c)	<p>Derive the scaling factor in combined V and D scaling model for the following MOSFET device parameters.</p> <ol style="list-style-type: none"> power-speed product (PT) Maximum operating frequency (f_0) Current density (J) 	6																							

Table Q5c