SRN							
	_						



PES University, Bengaluru
(Established under Karnataka Act No. 16 of 2013)

UE18EC254

## DECEMBER 2021: END SEMESTER ASSESSMENT (ESA), B.TECH Digital VLSI Design

_ ]	ime:	3 Hrs Answer All Questions Max Marks: 100	
1	a)	Explain VLSI Design flow using design activities on three different domain using Y-Chart	6
	b)	Mention different regions for CMOS inverter circuit on its voltage-transfer characteristic curve and hence write the expressions for the voltages $V_{IL}$ , $V_{OH}$ , $V_{IH}$ and $V_{OL}$ .	8
	c)	Consider a resistive-load inverter circuit with $V_{DD}=5V$ , $k_n'=20\frac{\mu A}{V^2}$ , $V_{T0}=0.8V$ , $R_L=0.00M$	6
		$200k\Omega$ and $\frac{W}{L} = 2$ . Calculate the critical voltages $(V_{OL}, V_{OH}, V_{IL}, V_{IH})$ on the VTC and find the noise margins of the circuit.	
2	a)	Explain with neat diagram, each step of nMOS transistor fabrication.	10
	b)	Mention the minimum width/size criterion for the following layers with reference to Lambda based design rules. i. p-diffusion	5
		ii. Polysilicon	
		iii. Metal1 iv. Transistor	
ĺ		v. Between two metal 1 layers	
	c)	Draw the stick diagram and layout diagram of CMOS inverter.	5
	-	The street wings and the street wings and the street wings are street wings.	
3	a)	Consider the area defined in the fig. below. Calculate the area relative to that of a standard gate and the capacitance value for a $5\mu m$ technology if the layer given is i) Metal 1 ii) Polysilicon iii) n-type diffusion	6
	b)	Calculate the inverter pair delay for i. nMOS inverter ii. CMOS inverter	8
	c)	Calculate the scaling factors for the following i. Gate area ii. Channel resistance iii. Gate delay iv. Gate capacitance	6

		SRN					
4	a)	Draw the following circuits using CMOS Transmission gates.	10				
	_	i. Two-input multiplexor					
		ii. XOR function using 8 transmission gates					
	b)	Explain the pre-charge and evaluation phases of domino logic.					
	c)	Draw a four – bit adder subtractor circuit	4				
5	a)	Explain the working of flip-flop and latch with the help of timing diagram	8				
	b)	Define the following terms:	4				
		i. Contamination delay					
		ii. Propagation delay	1				
		iii. Set-up time					
		iv. Hold time					
	c)	Explain the Read and Write operations of 3T DRAM cell.	8				

\*\*\*\*\*\*\*\*\*