


## DEC 2019: END SEMESTER ASSESSMENT- B.TECH. III SEMESTER

**UE18EC204 – DIGITAL DESIGN USING HDL (DDHDL)**

Time: 180 mins		Answer All Questions	Max Marks: 100
1.	a)	<p>The following Boolean expression:</p> $F = \bar{a}b + ad + a\bar{b}c \quad \text{OR} \quad F = \bar{a}b + \bar{c}d + a\bar{b}c$ <p>Is a simplified version of the expression:</p> $F = \bar{a}bcd\bar{d} + \bar{a}bcd + a\bar{b}cd + a\bar{b}c\bar{d} + ab\bar{c}d$ <p>Are there any don't care terms? If so, which are they?</p>	05
	b)	<p>Find all the prime implicants and the minimal SOP expression for the following function using Quine-McCluskey Binary method.</p> $F(w, x, y, z) = \sum m(1, 9, 10, 11) + d(0, 3, 14, 25, 27)$	10
	c)	<p>Draw the logic diagram of the digital circuit specified by the following Verilog description:</p> <pre> module circuit1(A,B,C,D,F); input A,B,C,D; output F; wire u,v,w,x,y,z; or (x,B,C,u); and (y,v,C); and (w,B,z); and (z,y,A); or (F,x,w); not (u,D); not (v,A); endmodule </pre>	05
2.	a)	<p>An 8:1 Multiplexer has inputs a, b and c connected to the select lines <math>s_2, s_1</math> and <math>s_0</math> respectively. The data inputs <math>I_0</math> to <math>I_7</math> are as follows:</p> $I_1 = I_2 = 0; I_3 = I_5 = I_7 = 1; I_0 = I_4 = d \text{ and } I_6 = \bar{d}$ <p>Determine the Boolean function that the Multiplexer implements.</p>	05

	<p>b) Using the Decoder with active low outputs, design the combinational circuit defined by the following functions:</p> $f_1(x, y, z) = \bar{x}\bar{y}\bar{z} + xz + yz$ $f_2(x, y, z) = x\bar{y}\bar{z} + \bar{x}y$ $f_3(x, y, z) = \bar{x}\bar{y}z + xy$	05
	<p>c) Design a 4-bit BCD Adder circuit using 7483 IC chip, with self correcting circuit, that is, a provision has to be made in the circuit, in case if the sum of the BCD numbers exceeds 9.</p>	05
	<p>d) Construct a 2:1 Multiplexer with three state buffers and write a Verilog HDL code for the same using three state gates.</p>	05
3.	<p>a) Write the characteristic table of a JK Flip-flop and derive the characteristic equation for its complement output.</p>	04
	<p>b) Give the output function, state table and state diagram by analyzing the sequential circuit shown in the figure below:</p> 	10
	<p>c) i) Draw the logic diagram for the sequential circuit described by the following HDL module:</p> <pre> module seq_ckt(input A,B,C, output reg Q,input clk);   reg E;   always @ (posedge clk)   begin     E&lt;=A  B;     Q&lt;=E&amp;&amp;C;   end endmodule </pre>	06

		ii) Draw the logic diagram for the same HDL module to have the same behavior when the assignments are made with = instead of with <=	
4.	a)	Draw the logic diagram of a 4-bit bidirectional Universal shift register with four D flip-flops and four 4:1 Multiplexers with mode selection inputs $s_1$ and $s_0$ . Also write the verilog HDL code for the same using Behavioral modeling.	10
	b)	Design a Synchronous counter using positive edge triggered JK flip-flops whose counting sequence : $Q_2 Q_1 Q_0$ is : 000, 001, 100, 110, 111, 101, 000, .....	10
5.	a)	It is necessary to formulate the Hamming code for four data bits $D_3, D_5, D_6$ and $D_7$ together with three parity bits $p_1, p_2$ and $p_4$ . i) Evaluate the 7-bit composite code word for the data word 0010. ii) Evaluate three check bits $C_4, C_2$ and $C_1$ iii) Assume an error in bit $D_5$ during writing into memory. Show how the error in the bit is detected and corrected. iv) Add parity bit $p_8$ to include double-error detection in the code. Determine the Hamming code word for double-error detection.	06
	b)	Which are the three fundamental types of standard PLDs. How do you differentiate them?	04
	c)	Realize the following given functions with a 3x4x2 PLA device, with both true and complemented outputs. $f_1(x, y, z) = \sum m(1, 2, 3, 7)$ $f_2(x, y, z) = \sum m(0, 1, 2, 6)$	10