

Department of Computer Science

Total:

Last Name :								
First Name :								
Leginr. :								
Systems	Progra	ammi	ing ar 252-00		mpute	er Arc	hitect	ure
	Tue	sday 7th	n Februa	ry 2017,	14:00-17	':00		
Rules								
• You have 180 minu	utes for th	e exam.						
• Please write your	name and	Legi-ID n	umber on	all sheet	s of paper			
• Please write in a b	lue or blac	k pen. Do	o not use p	pencil.				
 Please write your that we can provious sheets of paper. 								
Write as clearly a solution. You must							nsider to l	pe part of your
 The exam consists 	of 8 ques	tions. The	e maximu	ım numbe	er of point	s that car	n be achie	ved is 160.
 This exam paper of paper to ensure the 								ough the exam
 You are not allowed dictionary and the please raise your h 	x86 refer							
For examiners' use only	:							
1	2	3	4	5	6	7	8	

N I	
	Leginr.
Name:	

[20 points]	

You have been asked to analyze the cache performance of code to manipulate large matrices.

The particular hardware this code will run on has a **direct mapped** cache of total size 64K bytes, with a block (line) size of 16 bytes.

Furthermore, the cache is write-back and write-allocate.

First consider the following code to copy one matrix to another.

Assume that the src matrix is aligned on a 1 MB boundary, and the dest matrix follows immediately follows it. Also, throughout this question assume that the cache starts cold (i.e. empty) and that local variables and computations take place completely within the registers and do not spill onto the stack.

```
void copy_matrix(int dest[ROWS][COLS], int src[ROWS][COLS])
    int i, j;
    for (i=0; i<ROWS; i++) {</pre>
         for (j=0; j<COLS; j++) {</pre>
             dest[i][j] = src[i][j];
    }
}
Remember that sizeof(int) == 4.
What is the cache miss rate if ROWS = 128 and COLS = 128?
Show your working.
                                                                                      (3 points)
What is the percentage cache miss rate if ROWS = 128 and COLS = 192?
Show your working.
                                                                                      (3 points)
What is the percentage cache miss rate if ROWS = 128 and COLS = 256?
                                                                                      (2 points)
```

Name:	Leginr:
[continued]	
Now consider two different implementations same assumptions as before (cold cache, 1MB-	s of a matrix copy-and-transpose operation. Make the aligned src, followed in memory by dest).
The first implementation is as follows:	
<pre>void copy_n_flip_matrix1(int dest[ROWS { int i, j;</pre>	S][COLS], int src[ROWS][COLS])
<pre>for (i=0; i<rows; (j="0;" -="" 1="" dest[i][cols="" for="" i++)="" j++)="" j<cols;="" j]="sr" pre="" {="" }="" }<=""></rows;></pre>	cc[i][j];
What is the percentage cache miss rate if ROWS	S = 128 and COLS = 128?
Show your working.	

(3 points)

What is percentage cache miss rate if ROWS = 128 and COLS = 192? Show your working.

(3 points)

Name: ______ Leginr: _____

[continued]

The second implementation is as follows:

```
void copy_n_flip_matrix2(int dest[ROWS][COLS], int src[ROWS][COLS])
{
    int i, j;
    for (j=0; j<COLS; j++) {
        for (i=0; i<ROWS; i++) {
            dest[i][COLS - 1 - j] = src[i][j];
        }
    }
}</pre>
```

What is the percentage cache miss rate if ROWS = 128 and COLS = 128? Show your working.

(3 points)

What is the cache miss rate if ROWS = 192 and COLS = 128?

Show your working.

(3 points)

	leginr∙
Name:	LCEIII.

[19 points]	

Consider the source code below, where M and N are constants declared with #define.

```
int array1[M][N];
int array2[N][M];

void copy(int i, int j)
{
    array1[i][j] = array2[j][i];
}
```

Suppose that compiling the above code on a 64-bit x86 Linux system, without the compiler optimizer on, generates the following assembly code:

copy:

```
%rbp
pushq
movq
        %rsp, %rbp
        %edi, -4(%rbp)
movl
        %esi, -8(%rbp)
movl
movl
        -4(%rbp), %eax
movslq %eax, %rcx
        -8(%rbp), %eax
movl
movslq %eax, %rdx
        %rdx, %rax
movq
        $3, %rax
salq
addq
       %rdx, %rax
       %rax, %rax
addq
       %rdx, %rax
addq
     %rcx, %rax
addq
        array2(,%rax,4), %ecx
movl
movl
        -8(%rbp), %eax
movslq %eax, %rsi
        -4(\%rbp), %eax
movl
movslq %eax, %rdx
        %rdx, %rax
movq
        %rax, %rax
addq
addq
       %rdx, %rax
        $2, %rax
salq
       %rdx, %rax
addq
       %rsi, %rax
addq
        %ecx, array1(,%rax,4)
movl
nop
        %rbp
popq
ret
```

me:		Leginr:	
[continu	ıed]		
What ar	e the value	es of M and N?	
		(8 pg	oints
		, t	
Now su	ppose tha	t the code is recompiled, with different values for M and N, and with the optim	mize
		sult is now as follows:	
copy:			
		%esi, %rsi	
		<pre>%edi, %rdi (%rsi,%rsi,2), %rdx</pre>	
	leaq	(%rdi,%rdi,8), %rax	
	leaq	(%rsi,%rdx,4), %rdx	
	leaq addq	(%rdi,%rax,2), %rax %rdx, %rdi	
	addq	%rsi, %rax	
	movl movl	array2(,%rdi,4), %edx %edx, array1(,%rax,4)	
	ret	%eax, arrayr(,%rax,4)	
		(8 pc	oints
What ar	e the value	es of M and N now?	

ne:		Leginr:	
[continued]			
Even with a different calculation due to the dalso removed a lot of unnecessary code. What is a safe to do so?	ifferent values for lat code function	orMandN, it's clear nality has been ren	that the optimizer ha noved, and why was
			(3 points

Name:	Leginr:
Question 3	[16 points]
Recall that a device driver is a piece of system sof device such as a UART or network adaptor.	tware which communicates directly with a hardware
	ftware <i>device driver</i> can be thought of as finite state ed between the two state machines, and <i>events</i> are to signal a state transition in the other FSM.
Give two ways in which data is transferred from	the driver to the device:
	(2 points)
Give two ways in which data is transferred to the	
	(2 points)
	[Question continues on the next page]
	[Question continues on the next page]

Name:	Leginr:
[continued]	
How can the driver signal events to the device?	
	(2 points)
The device signals events to the device driver using <i>interru</i> Interrupt Controller (PIC) in a computer system, and list t	upts. Explain the function of the Programmabl
interrupt Controller (PIC) in a computer system, and list t	ne problems it solves. (3 points)
	(5 points)
	[Question continues on the next page]

e:	Leginr:
continued]	
	an complicate the implementation of device driver sor cache by the device driver to ensure correct ope
	(7 point

Name:	Leginr:
Overtion 4	[ac naints]
Question 4	[26 points]
Explain the difference between a cache placemen	t policy and a cache replacement policy.
	(4 points)
In a typical running computer system, processor	cache misses can be divided into 4 different cate-
gories, whose names all begin with the letter 'C'. C	Give the name and definition of each one of them.
	(8 points)
	[Question continues on the next page]

lame:	Leginr:
[continued]	
	ock) in a local cache can be in one of three states: Invalid ,
For each of the following transitions, what <i>loc</i> cause the transition to occur?	cal operation (i.e. something that the local core does) will
	(3 points)
Invalid → Modified?	
Invalid → Shared?	
$Modified \to Shared?$	
For each of the following transitions, what <i>rei</i> will cause the transition to occur locally?	mote operation (i.e. something that a different core does)
Modified → Invalid?	(3 points)
$Modified \to Shared?$	
Shared → Invalid?	
	[Question continues on the next page]

Name:	Leginr:
[continued]	
The MSI protocol is very simple, and performance and more signals. The MESI protocol is one such e	can be dramatically improved by adding more states extension.
What specific extra functionality does the MESI p MSI?	rotocol provide, and what is its main advantage over
	(5 points)
Explain the problem of <i>false sharing</i> in multiproce	•
	(3 points)

Name:	Leginr:	
Question 5	[25 points]	
Consider the following tiny 8-bit floating point fo	rmat:	
++++++++ S E E E E M M M ++++++++		
This format uses 1 bit for the sign, 4 bits to represe	nt the exponent, and 3 bits to represent the mantissa erent size, the standard IEEE conventions for floating-	
What is the largest positive number (excluding in why this is the case.	finity) representable in this format? Explain in detail	
	(8 points)	
Not including "Not-a-Number" (NaN) values, ho format? Explain your answer.	w many distinct numbers are representable in this	
ionnati Explain your answer.	(7 points)	
	[Question continues on the next page]	

Name:	Leginr:
[continued]	
How many different <i>positive</i> integers can be ex	actly represented in this format?
	(10 points)

Name:	 Leginr:	
	8	

[21	points]	

Recall that a linker classifies program symbols as either **strong** or **weak**. Explain the difference between strong and weak symbols.

(4 points)

Consider the following structure definition:

```
struct rec {
   unsigned int id;
   char flag;
   short count;
   char valid;
};
```

Note that $x6_{-}64$ is a little-endian machine, which stores the least-significant byte of a word in the byte with the lowest address.

Assuming standard alignment rules for a 64-bit x86 Linux C compiler, sketch the layout of this struct in memory.

(4 points)

Name:	Leginr:	
[continued]		
What is the value of sizeof(struct rec)?		
		(2 points)

Jo Programmer writes the following C program:

```
#include <stdio.h>
...
struct rec my_counter;
int main(int c, char *argv[])
{
    my_counter.count = 1;
    my_counter.id = 0xFFFF;
    my_counter.flag = 2;
    inc_counter();
    printf("count = %d\n", my_counter.count);
    return 0;
}
```

Her friend Bob tells her that he has helpfully written code which provides the counter Jo wants to use, and in particular he has written the function inc_counter() which adds one to Jo's counter.

He has even compiled it into an object (.o) file which Jo can simply link her program against.

Unfortunately, Bob write this code:

```
uint64_t my_counter = 0;
void inc_counter(void)
{
    my_counter++;
    return;
}
```

Name:	Leginr:
[continued]	
Jo tries to compiles her program, link it against Bob's object file. Explain what is most likely to happen, and why.	It seems to work until she runs it.
	(7 points)
Counld the compiler have prevented this problem? Explain why (or	(2 points)
Could the linker have helped? Explain why (or why not).	
	(2 points)

Leginr:
[21 points]
[21 points]
(6 points)
ed (at least partially) in assembly language
(2 points)
[Question continues on the next page]

page 18 of 21

Systems Programming and Computer Architecture 2016

· ·	
Nama.	Leginr.
Name:	LCVIII
	=-0

[continued]

The following is an assembly listing for setjmp and longjmp on a 64-bit x86 Linux machine, taken from a real library implementation. Label the listing with an explanation of what each part of each of the two functions is doing:

(7 points)

```
setjmp:
 movq rbx, 0 (rdi)
 movq rbp, 8 (rdi)
 movq r12, 16 (rdi)
 movq r13, 24 (rdi)
 movq r14, 32 (rdi)
       r15, 40 (rdi)
 movq
       8 (rsp), rax
 leaq
        rax, 48 (rdi)
 movq
        (rsp), rax
 movq
        rax, 56 (rdi)
 movq
 movq
         $0, rax
 ret
longjmp:
 movq rsi, rax
movq 8 (rdi), rbp
 movq 48 (rdi), rsp
 pushq 56 (rdi)
        0 (rdi), rbx
 movq
 movq 16 (rdi), r12
 movq 24 (rdi), r13
       32 (rdi), r14
 movq
       40 (rdi), r15
 movq
 ret
```

Name: Leginr:	
[continued]	
This example is from real production code, but appears to contain a minor bug. What is it	? (1 point)
What is the size (in bytes) of a jmp_buf in this implementation?	(2 points)
What is its layout?	(3 points)

[12 points]

In the following question assume:

- a and b are declared as int in C.
- The machine uses two's complement format for signed numbers.
- MAX_INT and MIN_INT are the maximum and minimum representable signed integer values respectively
- W is one less than the number of bits needed to represent an int (i.e. W == 31 on a machine with 32-bit ints).
- Right-shifts in C are arithmetic, not logical.

Match each of the descriptions on the left with a line of code on the right (write in the letter).

2. a * 7.

a.
$$(a \mid (b \land (MIN_INT + MAX_INT)))$$

c. 1 + (a << 3) + ~a

d.
$$(a << 4) + (a << 2) + (a << 1)$$

e.
$$((a < 0) ? (a + 3) : a) >> 2$$

h.
$$^{\sim}((a >> W) << 1)$$