

Department of Computer Science

ast Name :
First Name :
eginr. :
Computer Architecture and Systems Programming
Thursday 28th January 2016, 9:00-12:00

#### Rules

- You have 180 minutes for the exam.
- Please write your name and Legi-ID number on all sheets of paper.
- Please write your answers on the exam sheet. If you need more paper, please raise your hand so that we can provide you with additional paper. Write your name and Legi-ID number on those extra sheets of paper.
- Write as clearly as possible and cross out everything that you do not consider to be part of your solution. You must give your answers in either English or German.
- The exam consists of 9 questions. The maximum number of points that can be achieved is 160.
- This exam paper consists of 21 pages in addition to this title page. Please read through the exam paper to ensure that you have all the pages, and if not, please raise your hand.
- You are not allowed to use any electronic or written aids in this exam, except for a German-English dictionary and the x86 reference sheet that should be on your desk. If the reference sheet is missing, please raise your hand.

#### For examiners' use only:

1	2	3	4	5	6	7	8	9

Total:	

Name:	Leginr:
Question 1	[23 points]
	nd I) in the MESI cache coherence protocol, define the
M:	(2 points)
E:	(2 points)
	, ,
S:	(2 points)
I:	(2 points)

Name:	Leginr:
	0

Consider a 4-processor machine which implements the MESI protocol for cache coherence. The cores are named A, B, C, and D, and start with their caches empty. The following table shows a sequence of operations from various cores on a single memory word p, and x, y, and z are local register int variables.

Fill in the blank entries in the table with the correct cache block states for each core, and also the value held in one or more of the caches, and the value in the memory location p.

(10 points)

time	core	operation	cache A state	cache B state	cache C state	cache D state	va in cache	lue memory
1	_	-	I	I	I	I	-	0
2	А	x = *p;						
3	В	y = *p;						
4	С	*p = 1;						
5	D	z = *p;						
6	А	*p = 2;						

[continued]	
The MOESI protocol adds an additional state, <i>Owned</i> , to the four states in MESI. What does the mean?	nis state
	g points)
What particular limitation of the MESI protocol does the MOESI extension remove?	
(2	points)

Leginr: \_\_\_\_\_

Name: \_\_\_\_\_

N I	
	Leginr.
Name:	

## Question 2

```
[22 points]
```

The following C function transposes a ROWS  $\times$  COLS matrix into a second COLS  $\times$  ROWS matrix:

```
void transpose(double *src, double *dst)
{
   int r,c;
   for( r = 0; r < ROWS; r++) {
      for ( c = 0; c < COLS; c++) {
         dst[c * COLS + r] = src[r * ROWS + c];
      }
   }
}</pre>
```

It compiles into the following code on 64-bit x86 machines:

transpose:

```
leaq
               17672(%rdi), %r8
.L2:
               264(%rdi), %rcx
       leaq
       movq
               %rsi, %rdx
               %rdi, %rax
       movq
.L5:
               (%rax), %xmm0
       movsd
               $8, %rax
       addq
       addq
               $264, %rdx
               %xmm0, -264(%rdx)
       movsd
               %rcx, %rax
       cmpq
       jne
               .L5
               $376, %rdi
       addq
               $8, %rsi
       addq
               %r8, %rdi
       cmpq
        jne
                .L2
       rep ret
```

What are the values of ROWS and COLS? Explain your answers.

(5 points)

Name:	leginr:
	8

Each of the following assembly language fragments is the 64-bit x86 compiled form of a function which multiplies a single int argument and returns the result as another int. For each one, say what the multiplier is, and why.

(8 points)

```
mul_a::
            leal (%rdi,%rdi,2), %eax
            ret
```

N.I	11
Name:	leginr:
Name.	LOSIIII.

Finally, in the following C function, DIV is a non-negative compile-time constant:

```
unsigned char divchar( unsigned char x )
{
    return x / DIV;
}
```

When compiled on a 64-bit x86 machine, the following assembly language is produced:

divchar:

```
shrb %dil
movzbl %dil, %edi
leal (%rdi,%rdi,2), %eax
sall $4, %eax
addl %edi, %eax
shrw $10, %ax
ret
```

What is the value of DIV, and why?

Hint: recall that x86 registers have different names depending on their size, so that %ax is the 16-bit register corresponding to %eax (and %rax), and %dil is the 8-bit register corresponding to the least-significant byte of %edi (and %rdi)

(9 points)

Name:	Leginr:
Question 3	[23 points]

The setjmp() and longjump() functions in the standard C library have the following signatures::

```
int setjmp(jmp_buf env);
void longjmp(jmp_buf env, int val);
```

Recall that setjmp() saves the stack context/environment in env and returns zero. longjmp() takes the same env and then jumps back to setjmp(), which this second time returns val or 1 if val is zero.

Describe what software-visible processor state needs to go in a jmp\_buf on an x86\_64 processor, what processor state does not, and why.

(9 points)

lame:	Leginr:
[continued]	
	egister need to be stored in a jmp_buf? Explain your
	(2 points)
The manual page for longjmp() says that you ca corresponding setjmp() function has returned.	an't call it with an $\mathtt{env}$ if the function which called the Why?
	(1 point)

Name:	Leginr.
INGILIC	LC81111

Some languages provide a facility called *exceptions* (not to be confused with processor exceptions like interrupts). A function can *raise* (or *throw*) an exception:

```
raise(e1);
```

This causes all the currently executing functions to return immediately up the stack until a *try block* (or *handler*) is encountered::

```
try {
    ...
    // call_some_function;
    ...
} except(e2) {
    // handle exception e2
}
// continue normally.
```

Note that exception handlers can be nested.

It turns out that exceptions like this can be added to C using preprocessor (cpp) macros plus setjmp() and longjmp().

Show how this can be done. Describe what global variables are required for a (single-threaded) program to raise and catch exceptions, and sketch the macros corresponding to raise(), try, and except().

Note: for simplicity, you can assume that all exceptions (the e1 and e2 in the above example) are non-zero values of type int.

(11 points)

Name:	Leginr:
	O Company
[continued]	

Name:	Leginr:
Question 4	[35 points]
Cache misses are generally classified into four cat such category is a "coherence miss", caused by a coby the cache coherency protocol.	regories, based on the cause of the cache miss. One cache line (i.e. block) having been previously evicted
Define the other three types of cache miss, saying	what causes them.
	(6 points)
What, in general, is the benefit of increasing the bytes) remains the same? Explain why.	associativity of a cache if the overall cache size (in
,,	(2 points)
	[ Question continues on the next page ]

Name:	Leginr:
[continued]	
What is the potential downside of increasing the associativity	in this way? (2 points)
Recall that a cache lookup divides an address into three parts: Explain how each field is used in the process of looking up an a	
Cache tag:	(2 points)
Cache index:	(2 points)
Cache offset:	(2 points)
	[ Question continues on the next page ]

ne:	Leginr:
[continued]	
The MIPS R4400 L1 data cache had the following	characteristics:
• 16kB size	
• 32-byte lines (blocks)	
• 2-way set associative	
How many sets were there in this cache? Why?	
	(2 points)
The R4400 had a 39-bit virtual address. Show on	the diagram how this address was divided into cache
The R4400 had a 39-bit virtual address. Show on index, cache tag, and cache offset.	the diagram how this address was divided into cache
	the diagram how this address was divided into cache (4 points)

ne:				L	eginr:	
[continued]						
The R4400 also diagram how a	o had a virtual ( virtual address	and physical) was divided i	page size of n to Virtual	<sup>:</sup> 8kB, and a f Page Offset a	ully-associativ nd TLB tag.	e TLB. Show on the
						(2 points)
63		3 32 31 30 29 28 2	7 26 25 24 23 22	:	3 15 14 13 12 11 10	9 8 7 6 5 4 3 2
address in the	TLB and in the	cache could	be overlapp	ed. This tricl	k does not wo	lookup of a virtua ork on the R4400 - rlap TLB and cache
оокарз.						(6 points

ame:	Leginr:
[continued]	
	ow this problem to occur, on the basis that it was much xed by careful design of the virtual memory part of the
Suggest one way this could be achieved.	
	(5 points)

Name:	Leginr:	
	0	

[16 points]

Consider a **5-bit** two's complement representation.

Fill in the empty boxes in the following table.

Question 5

Addition and subtraction should be performed based on the rules for 5-bit, two's complement arithmetic.

Number	Decimal Representation	Binary Representation
Zero	0	
-2	-2	
9	9	
-14	-14	
		0 1100
		1 0100
TMax		
TMin		
TMin+TMin		
TMin+1		
TMax+1		
-TMax		
-TMin		

Name:	Leginr:
	0

## Question 6

[16 points]	

Consider the following 8-bit floating point representation based on the IEEE floating point format:

- There is a sign bit in the most significant bit.
- The next 3 bits are the exponent. The exponent bias is  $2^{3-1} 1 = 3$ .
- The last 4 bits are the fraction.
- The representation encodes numbers of the form:  $V=(-1)^s\times M\times 2^E$ , where M is the significant and E is the exponent.

The rules are like those in the IEEE standard (i.e. normalized and denormalized numbers, and the same representation of 0, infinity, and NAN).

Fill in the table below for this format. Here are the instructions for each field:

- Binary: The 8 bit binary representation.
- **M:** The value of the significand. This should be a number of the form x or  $\frac{x}{y}$ , where x is an integer, and y is an integral power of 2. Examples include  $0, \frac{3}{4}$ .
- E: The integer value of the exponent.
- Value: The numeric value represented by the number.

Note: you need not fill in entries marked with "—".

Description	Binary	M	E	Value
Minus zero				-0.0
_	01000101			
Smallest denormalized				
Largest normalized				
One				1.0
_				5.5
Positive infinity				$+\infty$

	Leginr.
Name: l	

# Question 7

[9 points]	

Consider the following C declaration:

```
struct tree_node{
   char c;
   double value;
   struct tree_node* next;
   int flag;
   struct tree_node* left;
   struct tree_node* right;
};

/* tree_nodeTree is an array of N pointers to tree_node structs */
   struct tree_node Tree[N];
What is the value of size of (struct tree_note)?
```

(2 points)

Draw a diagram below showing how a struct tree\_node is laid out in memory. Indicate the offset of each field from the start of the structure, and also any areas of padding introduced by the compiler. Assume standard 64-bit x86 Linux alignment conventions.

(7 points)

Name:	Leginr:
Question 8	[10 points]
Briefly describe the difference between sy	nchronous and asynchronous processor exceptions.
blicing describe the difference between sy	(2 points)
	(2 points)
Recall that after the handler for a synchin happen:	ronous exception has finished, one of the three things can
1. The operating system can cause the	entire machine to halt.
2. The operating system can kill or term	ninate the process causing the exception.
<ol><li>The process causing the exception of was executing when the execution of</li></ol>	can be resumed by restarting the machine instruction that occurred.
<ol><li>The process causing the exception ca diatately after the one that was exec</li></ol>	n be resumed by jumping to the machine instruction immeuting when the execution occurred.
For each of these, explain why each of these that would trigger this behaviour.	se would be appropriate and give an example of an exception
1. Halt the machine:	
i. Hait the machine.	(2 points)
	(2 points)
	[ Question continues on the next page ]

Name:	Leginr:
[continued]	
2. Kill the process:	
	(2 points)
3. Restart the instruction:	
3. Restart the instruction.	(2 points)
	(2 points)
Charlette and instruction	
4. Start the next instruction:	(2 points)
	(2 points)

Name:	Leginr:
Question 9	[6 points]
What is a breakpoint? What does it do, and how is it used?	
	(6 points)