

Computer Architecture and Systems Programming

252-0061-00

Monday 21st January 2013, 9:00-12:00

Last Name :		
First Name :		
Leginr. :		

Rules

- You have 180 minutes for the exam.
- Please write your name and Legi-ID number on all sheets of paper.
- Please write your answers on the exam sheet. Please also use the reverse sides of the exam sheets. If you need more paper, please raise your hand so that we can provide you with additional paper. Write your name and Legi-ID number on those extra sheets of paper.
- Write as clearly as possible and cross out everything that you do not consider to be part of your solution. You must give your answers in either English or German.
- The exam consists of 14 questions. The maximum number of points that can be achieved is 170.
- This exam paper consists of 30 pages in addition to this title page. Please read through the exam paper to ensure that you have all the pages, and if not, please raise your hand.
- You are not allowed to use any written aids in this exam, except for a German-English dictionary and the x86 reference sheet that should be on your desk. If the reference sheet is missing, please raise your hand.

N I =	leginr.
Name:	reomr.

Question 1 [10 points]

The next question concerns the following C code, excerpted from Dr. Evil's best-selling autobiography, "World Domination My Way".

He calls the program *NukeJr*, his baby nuclear bomb phase.

```
* NukeJr - Dr. Evil's baby nuke
*/
#include <stdio.h>
int overflow(void);
int one = 1;
/* main - NukeJr's main routine */
int main() {
 int val = overflow();
 val += one;
  if (val != 15213)
   printf("Boom!\n");
   printf("Curses! You've defused NukeJr!\n");
   _exit(0); /* syscall version of exit that doesn't need %ebp */
/* overflow - writes to stack buffer and returns 15213 */
int overflow() {
 char buf[4];
 int val, i=0;
 while(scanf("%x", &val) != EOF)
   buf[i++] = (char)val;
 return 15213;
}
```

. .	
Nama.	Leginr.
Name:	LCVIII
	=-0

[continued]

Here is the corresponding machine code for NukeJr when compiled and linked on a Linux/x86 machine:

```
08048560 <main>:
 8048560:
              55
                             pushl %ebp
8048561:
              89 e5
                                   %esp,%ebp
                             movl
             83 ec 08
                             subl
                                   $0x8, %esp
 8048563:
8048566:
804856b:
           e8 31 00 00 00 call 804859c <overflow 03 05 90 96 04 addl 0x8049690, %eax
                                   804859c <overflow>
                                                       # val += one;
8048570:
             80
             3d 6d 3b 00 00 cmpl
 8048571:
                                   $0x3b6d, %eax
                                                       # val == 15213?
 8048576:
             74 0a
                                   8048582 < main + 0x22 >
                             jе
 8048578:
            83 c4 f4
                             addl
                                   $0xffffffff4,%esp
            68 40 86 04 08 pushl $0x8048640
 804857b:
 8048580:
              eb 08
                             jmp
                                   804858a <main+0x2a>
 8048582:
              83 c4 f4
                             addl
                                   $0xffffffff4,%esp
8048585:
804858a:
              68 60 86 04 08 pushl $0x8048660
              e8 75 fe ff ff call
                                   8048404 <_init+0x44> # call printf
            83 c4 10
 804858f:
                             addl
                                   $0x10, %esp
             83 c4 f4
 8048592:
                             addl
                                   $0xfffffff4, %esp
              6a 00
 8048595:
                             pushl $0x0
              e8 b8 fe ff ff call
                                   8048454 <_init+0x94> # call _exit
8048597:
0804859c <overflow>:
 804859c: 55
                             pushl %ebp
              89 e5
                                   %esp,%ebp
804859d:
                             movl
 804859f:
             83 ec 10
                           subl
                                   $0x10, %esp
 80485a2:
             56
                            pushl %esi
                             pushl %ebx
 80485a3:
             53
             31 f6
                                   %esi,%esi
 80485a4:
                             xorl
 80485a6:
              8d 5d f8
                             leal
                                   80485a9:
              eb 0d
                             jmp
                                   80485b8 <overflow+0x1c>
80485ab:
              90
                             nop
              8d 74 26 00
 80485ac:
                             leal 0x0(%esi,1),%esi
                             movb
 80485b0:
              8a 45 f8
                                   # L1: loop start
            88 44 2e fc movb
 80485b3:
                                   %al,0xfffffffc(%esi,%ebp,1)
 80485b7:
              46
                             incl
                                   %esi
              83 c4 f8
 80485b8:
                             addl
                                   $0xfffffff8, %esp
80485bb:
              53
                             pushl %ebx
80485bc:
              68 80 86 04 08 pushl $0x8048680
80485c1:
            e8 6e fe ff ff call
                                   8048434 <_init+0x74>
                                                         # call scanf
             83 c4 10
 80485c6:
                             addl
                                   $0x10, %esp
              83 f8 ff
                             cmpl
                                   $0xffffffff, %eax
 80485c9:
             75 e2
                                   80485b0 <overflow+0x14> # goto L1
 80485cc:
                             jne
             b8 6d 3b 00 00 movl
                                   $0x3b6d, %eax
 80485ce:
 80485d3:
              8d 65 e8
                             leal
                                   0xffffffe8(%ebp),%esp
                             popl
 80485d6:
              5b
                                   %ebx
80485d7:
              5e
                             popl
                                   %esi
 80485d8:
              89 ec
                             movl
                                   %ebp,%esp
 80485da:
              5d
                             popl
                                   %ebp
 80485db:
              сЗ
                             ret
```

Name:	Leginr:
	0

[continued]

This question uses the NukeJr program to test your understanding of stack discipline and byte ordering. Here are some notes to help you answer the question:

- Recall that Linux/x86 machines are Little Endian.
- The scanf("%x", &val) function reads a whitespace-delimited sequence of characters from stdin that represents a hex integer, converts the sequence to a 32-bit int, and assigns the result to val. The call to scanf returns either 1 (if it converted a sequence) or EOF (if no more sequences on stdin).

For example, calling scanf four time on the input string "O a ff" would have the following result:

- 1st call to scanf: val=0x0 and scanf returns 1.
- 2nd call to scanf: val=0xa and scanf returns 1.
- 3rd call to scanf: val=0xff and scanf returns 1.
- 4th call to scanf: val=? and scanf returns EOF.

(3 points)

After the subl instruction at address 0x804859f in function overflow completes, the stack contains a number of objects which are shown in the table below. Fill in the three blank values by determining the address of each object as a byte offset from buf [0]:

Stack object	Address of stack object
return address	&buf[0] +8
old %ebp	&buf[0] +
buf[3]	&buf[0] +
buf[2]	&buf[0] +
buf[1]	&buf[0] + 1
buf[o]	&buf[0] + 0

lame:	Leginr:
[continued]	
What input string would defuse NukeJr by cainstead of 804856b?	ausing the call to overflow to return to address 0x8048571
	(7 points)
Notes:	
 Your solution is allowed to trash (change) 	ge) the contents of the %ebp register.
 Write your answer below as a sequence in the input string. 	e of one- or two-digit hex numbers, one for each character
 Show your working. 	
Answer: "0 0 0 0	"

Name:	Leginr:
	0

Question 2 [16 points]

Consider a **6-bit** two's complement representation.

Fill in the empty boxes in the following table:

Number	Decimal Representation	Binary Representation
Zero	0	
n/a	-1	
n/a	5	
n/a	-10	
n/a		01 1010
n/a		10 0110
TMax		
TMin		
TMax+TMax		
TMin+TMin		
TMin+1		
TMin-1		
TMax+1		
-TMax		
-TMin		

Name:	Leginr:
	-8

Question 3 [18 points]

Consider the following 16-bit floating point representation based on the IEEE floating point format:

- There is a sign bit in the most significant bit.
- The next seven bits are the exponent. The exponent bias is 63.
- The last eight bits are the significand.

The rules are like those in the IEEE standard (normalized, denormalized, representation of o, infinity, and NAN).

As described in the course, we consider the floating point format to encode numbers in a form:

$$(-1)^s \times m \times 2^E$$

where m is the *mantissa* and E is the exponent.

Fill in the table below for the following numbers, with the following instructions for each column:

Hex: The 4 hexadecimal digits describing the encoded form.

m: The fractional value of the mantissa. This should be a number of the form x or x/y, where x is an integer, and y is an integral power of 2. Examples include: 0, 67/64, and 1/256.

E: The integer value of the exponent.

Value: The numeric value represented. Use the notation x or $x \times 2^z$, where x and z are integers.

As an example, to represent the number 7/2, we would have s=0, m=7/4, and E=1. Our number would therefore have an exponent field of 0x40 (decimal value 63+1=64) and a significand field 0xC0 (binary 11000000_2), giving a hex representation 40C0.

You need not fill in entries marked "—".

Description	Hex	m	E	Value
-0				_
Smallest value > 1				
256				
Largest Denormalized				
$-\infty$		_	_	_
Number with hex representation 3AA0	_			

	l eginr∙
Name:	

Question 4 [13 points]

Consider the following C declarations:

```
typedef struct {
    short code;
    long start;
    char raw[3];
    double data;
} OldSensorData;

typedef struct {
    short code;
    short start;
    char raw[5];
    short sense;
    short ext;
    double data;
} NewSensorData;
```

Using the templates below (allowing a maximum of 24 bytes), indicate the allocation of data for structs of type OldSensorData and NewSensorData. Mark off and label the areas for each individual element (arrays may be labeled as a single element).


Cross out the parts that are allocated to satisfy alignment, but not used for data.

Assume the Linux alignment rules discussed in class (in particular, doubles are aligned to 4-byte boundaries).

Clearly indicate the right hand boundary of the data structure with a vertical line.

(8 points)

OldSensorData:



Name: ______ Leginr: _____

[continued]

```
Now consider the following C code fragment:

void foo(OldSensorData *oldData)
{
    NewSensorData *newData;

    /* this zeros out all the space allocated for oldData */
    bzero((void *)oldData, sizeof(oldData));

    oldData->code = Ox104f;
    oldData->start = Ox80501ab8;
    oldData->raw[0] = Oxe1;
    oldData->raw[1] = Oxe2;
    oldData->raw[2] = Ox8f;
    oldData->raw[-5] = Oxff;
    oldData->data = 1.5;

    newData = (NewSensorData *) oldData;
```

Once this code has run, we begin to access the elements of newData. Below, give the value of each element of newData that is listed. Assume that this code is run on a Little-Endian machine such as a Linux/x86 machine. You must give your answer in hexadecimal format. Be careful about byte ordering!.

(5 points)

N I =	leginr.
Name:	I AOINT:
	LUGIIII.

Question 5 [8 points]

Consider the source code below, where M and N are constants declared with #define.

```
int array1[M][N];
int array2[N][M];
int copy(int i, int j)
{
    array1[i][j] = array2[j][i];
}
Suppose the above code generates the following assembly code:
copy:
 pushl %ebp
 movl %esp,%ebp
 pushl %ebx
 movl 8(%ebp),%ecx
 movl 12(%ebp),%ebx
  leal (%ecx,%ecx,8),%edx
  sall $2,%edx
  movl %ebx,%eax
  sall $4,%eax
  subl %ebx,%eax
  sall $2, %eax
  movl array2(%eax,%ecx,4),%eax
  movl %eax,array1(%edx,%ebx,4)
  popl %ebx
  movl %ebp,%esp
  popl %ebp
```

What are the values of M and N? Show your working.

M =

N =

N I =	leginr.
Name:	reomr.

Question 6 [10 points]

Condider the following assembly code for a C for loop:

```
loop:
        pushl %ebp
        movl %esp,%ebp
        movl 0x8(%ebp),%edx
        movl %edx,%eax
        addl 0xc(%ebp),%eax
        leal Oxffffffff(%eax),%ecx
        cmpl %ecx,%edx
        jae .L4
.L6:
        movb (%edx),%al
        xorb (%ecx),%al
        movb %al,(%edx)
        xorb (%ecx),%al
        movb %al,(%ecx)
        xorb %al,(%edx)
        incl %edx
        decl %ecx
        cmpl %ecx,%edx
        jb .L6
.L4:
        movl %ebp,%esp
        popl %ebp
        ret
```

Based on the assembly code above, fill in the blanks below in its corresponding C source code. (Note: you may only use the symbolic variables h, t and len in your expressions below — do not use register names.)

Name: ______ Leginr: _____

Question 7 [8 points]

This next problem will test your understanding of stack frames. It is based on the following recursive C function:

```
int silly(int n, int *p)
{
    int val, val2;
    if (n > 0) {
        val2 = silly(n << 1, &val);
    } else {
        val = val2 = 0;
    *p = val + val2 + n;
    return val + val2;
}
This yields the following machine code:
silly:
        pushl %ebp
        movl %esp,%ebp
        subl $20, %esp
        pushl %ebx
        movl 8(%ebp),%ebx
        testl %ebx,%ebx
        jle .L3
        addl $-8,%esp
        leal -4(%ebp), %eax
        pushl %eax
        leal (%ebx,%ebx),%eax
        pushl %eax
        call silly
        jmp .L4
        .p2align 4,,7
.L3:
        xorl %eax,%eax
        movl %eax,-4(%ebp)
.L4:
        movl -4(\%ebp),\%edx
        addl %eax,%edx
        movl 12(%ebp), %eax
        addl %edx,%ebx
        movl %ebx,(%eax)
        movl -24(\%ebp),\%ebx
        movl %edx, %eax
        movl %ebp,%esp
        popl %ebp
        ret
```

ame:	Leginr:
[continued]	
Is the variable val stored on the stack? If so, a is it necessary to store it on the stack?	at what byte offset (relative to %ebp) is it stored, and why
•	(2 points)
Is the variable val2 stored on the stack? If so, is it necessary to store it on the stack?	at what byte offset (relative to %ebp) is it stored, and why
	(2 points)
What (if anything) is stared at 04(%-b-)) If	compething is stored there why is it passessery to store it?
what (ii anything) is stored at -24 (%ebp)? ii	something is stored there, why is it necessary to store it? (2 points)
What (if anything) is stored at -8(%ebp)? If s	omething is stored there, why is it necessary to store it?
	(2 points)

N I a case a	1 :
Name:	Leginr:
	LUGIIII.

Question 8 [7 points]

The following problem concerns optimizing a procedure for maximum performance on an Intel Pentium III. Recall the following performance characteristics of the functional units for this machine:

Operation	Latency	Issue Time
Integer Add	1	1
Integer Multiply	4	1
Integer Divide	36	36
Floating Point Add	3	1
Floating Point Multiply	5	2
Floating Point Divide	38	38
Load or Store (Cache Hit)	1	1

Consider the following two procedures:

```
loop1
int loop1(int *a, int x, int n)
{
  int y = x*x;
  int i;
  for (i = 0; i < n; i++)
    x = y * a[i];
  return x*y;
}</pre>
loop2
int loop2(int *a, int x, int n)
{
  int y = x*x;
  int i;
  int i;
  for (i = 0; i < n; i++)
    x = x * a[i];
  return x*y;
}

return x*y;
}
```

When compiled with GCC, we obtain the following assembly code for the inner loop:

Loop 1	Loop 2
.L21:	.L27:
movl %ecx,%eax	imull (%esi,%edx,4),%eax
<pre>imull (%esi,%edx,4),%eax</pre>	incl %edx
incl %edx	cmpl %ebx,%edx
cmpl %ebx,%edx	jl .L27
jl .L21	

Name: _	Leginr:	
[cont	tinued]	
Supp	pose that running on a Pentium-III machine, we find that Loop 1 requires 3.0 clock , while Loop 2 requires 4.0.	cycles per itera-
Expla	ain how it is that Loop 1 is faster than Loop 2, even though it has one more instruc	ction. (3 points)
	sing the compiler flag -funroll-loops, we can compile the code to use 4-way loc eds up Loop 1. Explain why.	p unrolling. This
		(2 points)
Even	n with loop unrolling, we find the performance of Loop 2 remains the same. Expla	in why. (2 points)

Name:	Leginr:
Question 9	[9 points]
This question is about how to program devices su software (such as the operating system).	ch a UARTs and Ethernet controllers from system
In the course we discussed how the <i>hardware devic</i> as finite state machines (FSMs). In this view, <i>data</i> is <i>events</i> are used by one FSM (either the driver or the contract of the contract o	transferred between the two state machines, and
Give two ways in which data is transferred from the	driver to the device:
	(2 points)
Give two ways in which data is transferred to the dr	
	(2 points)
How can the driver signal events to the device?	, , , , ,
	(2 points)

Name:	Leginr:
[continued]	
	ver using <i>interrupts</i> . Explain the function of the Programmable stem, and list the problems it solves.
	(3 points)

N I =	leginr.
Name:	reomr.

Question 10 [16 points]

Consider a direct mapped cache of size 64K with block size of 16 bytes. Furthermore, the cache is write-back and write-allocate.

You will calculate the miss rate for the following code using this cache. Remember that sizeof(int) == 4. Assume that the cache starts cold (i.e. empty) and that local variables and computations take place completely within the registers and do not spill onto the stack.

Express all cache miss rates as percentages.

First consider the following code to copy one matrix to another.

Assume that the src matrix starts at address o and that the dest matrix follows immediately follows it.

```
void copy_matrix(int dest[ROWS][COLS], int src[ROWS][COLS])
{
   int i, j;

   for (i=0; i<ROWS; i++) {
       for (j=0; j<COLS; j++) {
            dest[i][j] = src[i][j];
       }
   }
}</pre>
```

- 1. What is the cache miss rate if ROWS = 128 and COLS = 128?
- 2. What is the cache miss rate if ROWS = 128 and COLS = 192?
- 3. What is the cache miss rate if ROWS = 128 and COLS = 256?

 (8 points)

Name: ______ Leginr: _____

[continued]

Now consider the following two implementations of a horizontal flip and copy of the matrix. Again assume that the src matrix starts at address o and that the dest matrix follows immediately follows it.

The first implementation:

```
void copy_n_flip_matrix1(int dest[ROWS][COLS], int src[ROWS][COLS])
{
   int i, j;

   for (i=0; i<ROWS; i++) {
      for (j=0; j<COLS; j++) {
        dest[i][COLS - 1 - j] = src[i][j];
      }
   }
}</pre>
```

- 1. What is the cache miss rate if ROWS = 128 and COLS = 128?
- 2. What is the cache miss rate if ROWS = 128 and COLS = 192?

The second implementation:

```
void copy_n_flip_matrix2(int dest[ROWS][COLS], int src[ROWS][COLS])
{
   int i, j;

   for (j=0; j<COLS; j++) {
      for (i=0; i<ROWS; i++) {
        dest[i][COLS - 1 - j] = src[i][j];
      }
   }
}</pre>
```

1. What is the cache miss rate if ROWS = 128 and COLS = 128?

2. What is the cache miss rate if ROWS = 192 and COLS = 128?

(8 points)

	leginr∙
Name:	LCEIII.

Question 11 [8 points]

Consider the following C declaration:

```
struct Node{
   char c;
   double value;
   struct Node* next;
   int flag;
   struct Node* left;
   struct Node* right;
};

typedef struct Node* pNode;

/* NodeTree is an array of N pointers to Node structs */
pNode NodeTree[N];
```

For each of the four C references below, please indicate which Linux/IA32 assembly code section (labeled A-F) places the value of that C reference into register %eax. If no match is found, please write "NONE" next to the C reference.

The initial register-to-variable mapping for each assembly code section is:

```
%eax = starting address of the NodeTree array
%edx = i
```

The assembly code sections are:

```
B. sall $2, %edx
Α.
       sall $2, %edx
       leal (%eax,%edx),%eax
                                      leal (%eax,%edx),%eax
       movl 16(%eax),%eax
                                      movl (%eax),%eax
                                      movl 24(%eax),%eax
                                      movl 20(%eax), %eax
                                      movl 20(%eax), %eax
                                  D: sall $2, %edx
C:
       sall $2,%edx
       leal (%eax,%edx),%eax
                                      leal (%eax,%edx),%eax
       movl 20(%eax),%eax
                                      movl (%eax),%eax
       movl 20(%eax),%eax
                                      movl 16(%eax),%eax
       movsbl (%eax),%eax
                                  F: sall $2, %edx
E:
       sall $2, %edx
       leal (%eax,%edx),%eax
                                     leal (%eax,%edx),%eax
       movl (%eax),%eax
                                      movl (%eax),%eax
                                    movl 12(%eax),%eax
       movl 16(%eax),%eax
       movl 16(%eax),%eax
                                     movl 12(%eax),%eax
       movl 20(%eax),%eax
                                      movl 16(%eax),%eax
```

Name:	Leginr:	
[continued]		
The C references:		
NodeTree[i]->flag	(:	2 points)
NodeTree[i]->left->left->c	(:	2 points)
NodeTree[i]->next->next->flag	(-	2 points
	(**	- F - · · · · · · ·
Nodernoon Field Societies No. Co. No. Co.	<i>r</i> .	- m o : t - '
NodeTree[i]->right->left->left	(2	2 points

Name:	Leginr.
Name.	LCGIIII.

Question 12 [17 points]

The following problem concerns the way virtual addresses are translated into physical addresses.

Make the following assumptions:

- The memory is byte addressable.
- Memory accesses are to 1-byte words (not 4-byte words).
- Virtual addresses are 16 bits wide.
- Physical addresses are 13 bits wide.
- The page size is 512 bytes.
- The TLB is 8-way set associative with 16 total entries.
- The cache is 2-way set associative, with a 4 byte line size and 16 total lines.

In the following tables, **all numbers are given in hexadecimal**. The contents of the TLB, the page table for the first 32 pages, and the cache are as follows:

	TI	_B	
Index	Tag	PPN	Valid
0	09	4	1
	12	2	1
	10	0	1
	08	5	1
	05	7	1
	13	1	0
	10	3	0
	18	3	0
1	04	1	0
	oC	1	0
	12	0	0
	08	1	0
	06	7	0
	03	1	0
	07	5	0
	02	2	0

		Page	Table		
VPN	PPN	Valid	VPN	PPN	Valid
00	6	1	10	0	1
01	5	0	11	5	0
02	3	1	12	2	1
03	4	1	13	4	0
04	2	0	14	6	0
05	7	1	15	2	0
06	1	0	16	4	0
07	3	0	17	6	0
08	5	1	18	1	1
09	4	0	19	2	0
οΑ	3	0	1A	5	0
οВ	2	0	1B	7	0
oC	5	0	1C	6	0
oD	6	0	1D	2	0
οE	1	1	1E	3	0
oF	0	0	1F	1	0

	2-way Set Associative Cache											
Index	Tag	Valid	Byte o	Byte 1	Byte 2	Byte 3	Tag	Valid	Byte o	Byte 1	Byte 2	Byte 3
0	19	1	99	11	23	11	00	0	99	11	23	11
1	15	0	4F	22	EC	11	2F	1	55	59	οВ	41
2	1B	1	00	02	04	08	οВ	1	01	03	05	07
3	06	Ο	84	06	В2	9C	12	Ο	84	06	В2	9C
4	07	0	43	6D	8F	09	05	0	43	6D	8F	09
5	оD	1	36	32	00	78	1E	1	A1	В2	C4	DE
6	11	Ο	A2	37	68	31	00	1	ВВ	77	33	00
7	16	1	11	C2	11	33	1E	1	00	Co	oF	00

Name:	Leginr:
[continued]	
	(3 points)

The box below shows the format of a virtual address. Indicate (by labeling the diagram) the fields (if they exist) that would be used to determine the following: (If a field doesn't exist, don't draw it on the diagram.)

VPO The virtual page offsetVPN The virtual page numberTLBI TLB index

TLBT The TLB inde

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

(3 points)

The box below shows the format of a physical address. Indicate (by labeling the diagram) the fields that would be used to determine the following:

PPO The physical page offset

PPN The physical page number

CO The block offset within the cache line

CI The cache index

CT The cache tag

12	11	10	9	8	7	6	5	4	3	2	1	0

[continu	-							_								
For the g				ss, inc	licate	the 1	「LB en	itry ad	ccesse	ed, th	e phy	sical a	addre	ss, an	nd the ca	che byte
Indicate	whethe	er the	TLB r	nisses	s, whe	ther	a pag	e faul	t occ	urs, a	nd wł	nethe	r a ca	che n	niss occu	ırs.
If there i					' for "	Cach	e Byte	e retu	rned'	'. If th	iere is	а ра	ge faı	ult, er	nter "-" f	or "PPN"
Virtual a	address:	1DDE														
Virtual a	address:	1DDE													(6	б points)
Virtual a Virtual a				e bit p	per bo):									(6	6 points)
Virtual a	address		nt (on			•	7	6	5	4	3	2	1	0	(6	ố points)
Virtual a	address	forma	nt (on			•	7	6	5	4	3	2	1	0	(6	ó points)

Address translation:

Parameter	Value
VPN	ox
TLB Index	ox
TLB Tag	ох
TLB Hit? (Y/N)	
Page Fault? (Y/N)	
PPN	ox

Name:													L	eginr:
[сої	ntin	uedj	1											
														(5 points)
Phy	/sica	l ad	dress	form	nat (o	ne bit	per l	oox):						
12	2	11	10	9	8	7	6	5	4	3	2	1	0	

Physical memory reference:

Parameter	Value
Byte offset	ox
Cache Index	ох
Cache Tag	ох
Cache Hit? (Y/N)	
Cache Byte returned	ох

N I =	leginr.
Name:	reomr.

Question 13 [10 points]

Consider a dynamic memory allocator that uses an implicit free list. Each memory block, either allocated or free, has a size that is a multiple of eight bytes. Thus, only the 29 higher order bits in the header and footer are needed to record block size, which includes the header and footer and is represented in units of bytes.

The usage of the remaining 3 lower order bits is as follows:

- bit 0 indicates the use of the current block: 1 for allocated, o for free.
- bit 1 indicates the use of the previous adjacent block: 1 for allocated, 0 for free.
- bit 2 is unused and is always set to be o.

Five helper routines are defined to facilitate the implementation of free(void *p), and they are given below. For each routine, what it does is explained in the comment above the function definition.

For each routine, fill in the body of the helper routines the code section label that implement the corresponding functionality correctly. There are three choices for each routine.

```
/* given a pointer p to an allocated block, i.e., p is a
   pointer returned by some previous malloc()/realloc() call;
   returns the pointer to the header of the block */
void * header(void* p)
  void *ptr;
  return ptr;
Choices:
  1. ptr=p-1
  2. ptr=(void *)((int *)p-1)
  3. ptr=(void *)((int *)p-4)
/* given a pointer to a valid block header or footer,
   returns the size of the block */
int size(void *hp)
  int result;
  return result;
}
Choices:
  1. result=(*hp)&(~7)
  2. result=((*(char *)hp)&(~5))<<2
  3. result=(*(int *)hp)&(~7)
```

```
[continued]
/* given a pointer p to an allocated block, i.e. p is
   a pointer returned by some previous malloc()/realloc() call;
   returns the pointer to the footer of the block */
void * footer(void *p)
  void *ptr;
 return ptr;
Choices:
  1. ptr=p+size(header(p))-8
  2. ptr=p+size(header(p))-4
  3. ptr=(int *)p+size(header(p))-2
/* given a pointer to a valid block header or footer,
   returns the usage of the currect block,
   1 for allocated, 0 for free */
int allocated(void *hp)
  int result;
  return result;
Choices:
  1. result=(*(int *)hp)&1
  2. result=(*(int *hp)&0
  3. result=(*(int *)hp)|1
/* given a pointer to a valid block header,
   returns the pointer to the header of previous block in memory */
void * prev(void *hp)
  void *ptr;
  return ptr;
Choices:
  1. ptr = hp - size(hp)
  2. ptr = hp - size(hp-4)
  3. ptr = hp - size(hp-4) + 4
```

	leginr∙
Name:	LCEIII.

Question 14 [20 points]

This question is about hardware primitives for multiprocessor synchronization.

In the course we discussed the TAS (Test and Set) instruction, which atomically reads a word of memory, writes a '1' to the word, and returns the previous value stored at that location. TAS can be wrapped in a C function as follows:

```
int TAS(int *loc);
And can be used to implement mutual exclusion with a spinlock as follows:
void acquire(int *loc)
{
    while( TAS(loc) == 1);
}

void release(int *loc)
{
    *loc = 0;
}
```

For each of the synchronization primitives on the following pages, give the corresponding C prototype, description, and sketch functions for acquire and release.

You may assume:

- The memory system provides sequential consistency
- There is a function:

```
int getpid(void);
```

- which returns the unique identifier of the calling thread.
- This thread identifier will never be zero.
- For this question, you don't need to worry about contention for the memory system.

Name:		Leginr:	
[continued]			
Compare-and-Swap (CAS):			(7 points)
C prototype:			
Description:			
Acquire the lock:			
void acquire({)		
l .			
} Release the lock:			
<pre>void release({</pre>)		
}			
		[Question continue	es on the next page]

Name:		Leginr:	
[continued]			
Load-Linked and Store-Conditions	al (LL / SC):		(7 points)
C prototypes:	,		
Description:			
Acquire the spinlock:			
void acquire({)		
1			
} Release the spinlock:			
void release()		
{			
}			
		[Question continue	s on the next page]

Name:	Leginr:
[continued]	
	(6 points)
	struction, ATOMICINC, which atomically reads a value from a e, stores the result back to the memory location, and returns
<pre>int ATOMICINC(int *loc)</pre>	
Explain how to implement a spinlock withis synchronization instruction instead	ith acquire() and release() functions as before, but using of the ones you used above.
Acquire the spinlock:	
<pre>void acquire({</pre>)
1	
} Release the spinlock:	
void release()
{	,
}	
If implemented correctly, this new spinle not. What is it?	ock has a useful runtime property that the previous ones did