

Department of Computer Science

st Name :
rst Name :
ginr. :
Computer Architecture and Systems Programming

Tuesday 20th January 2015, 9:00-12:00

#### Rules

- You have 180 minutes for the exam.
- Please write your name and Legi-ID number on all sheets of paper.
- Please write your answers on the exam sheet. If you need more paper, please raise your hand so that we can provide you with additional paper. Write your name and Legi-ID number on those extra sheets of paper.
- Write as clearly as possible and cross out everything that you do not consider to be part of your solution. You must give your answers in either English or German.
- The exam consists of 9 questions. The maximum number of points that can be achieved is 160.
- This exam paper consists of 23 pages in addition to this title page. Please read through the exam paper to ensure that you have all the pages, and if not, please raise your hand.
- You are not allowed to use any electronic or written aids in this exam, except for a German-English dictionary and the x86 reference sheet that should be on your desk. If the reference sheet is missing, please raise your hand.

### For examiners' use only:

1	2	3	4	5	6	7	8	9

Total:	

[12 points]

In the following question assume:

- a and b are declared as int in C.
- The machine uses two's complement format for signed numbers.
- MAX\_INT and MIN\_INT are the maximum and minimum representable signed integer values respectively
- W is one less than the number of bits needed to represent an int (i.e. W == 31 on a machine with 32-bit ints).
- Right-shifts in C are arithmetic, not logical.

Match each of the descriptions on the left with a line of code on the right (write in the letter).

\_\_\_\_

a.  $(a \mid (b \land (MIN\_INT + MAX\_INT)))$ 

b. ((a ^ b) & ~b) | (~(a ^ b) & b)

3. One's complement of a

\_\_\_\_

4. a / 4 .

5. a & b.

\_\_\_\_\_

6. (a < 0) ? 1 : -1 .

c. 1 + (a << 3) + ~a

d. (a << 4) + (a << 2) + (a << 1)

e. ((a < 0) ? (a + 3) : a) >> 2

f. a ^ (MIN\_INT + MAX\_INT)

g. ~((a | (~a + 1)) >> W) & 1

h. ~((a >> W) << 1)

i. a >> 2

Name:	_

[10 points]	

Consider the following 5-bit floating point representation based on the IEEE floating point format:

- There is a sign bit in the most significant bit.
- The next two bits are the exponent. The exponent bias is 1.
- The last two bits are the significand.

The rules are like those in the IEEE standard (normalized, denormalized, representation of o, infinity, and NAN).

The table below enumerates the entire non-negative range for this 5-bit floating point representation. Fill in the blank table entries using the following directions:

E: The integer value of the exponent.

m: The fractional value of the mantissa. Your answer must be expressed as a fraction of the form x/4.

Value: The numeric value represented. Your answer must be expressed as a fraction of the form x/4. You need not fill in entries marked "—".

(10 points)

Bits	E	m	Value
0 00 00	_	_	0
0 00 01			
0 00 10			
0 00 11			
0 01 00			
0 01 01			
0 01 10			
0 01 11			
0 10 00	1	4/4	8/4
0 10 01			
0 10 10			
0 10 11			

Name:	Leginr:
Question 3	[20 points]
Explain the concept and operation of Direct Memory I/O. What problems are DMA trying to solve?	y Access or DMA, and contrast it with Programmed
	(6 points)
Explain how processor caches complicate the use of in the presence of processor caches.	DMA, and what must be done to make DMA work
	(4 points)
	[ Question continues on the next page ]
	[ 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2.

[continued]  Modern high-speed I/O devices (such as networking adaptors or disk interfaces) use DMA in conjution with rings of buffer descriptors. Explain briefly how buffer descriptor rings work.  (7 poir	
What are the main advantages of buffer descriptor rings over the simple use of DMA for data trans	sfer
to and from a device?  (3 poir	

Name: \_\_\_\_\_

Leginr: \_\_\_\_\_

	leginr∙
Name:	LCEIII.

[12 points]

This next problem will test your understanding of stack frames. It is based on the following recursive C function:

```
int silly(int n, int *p)
{
    int val, val2;

    if (n > 0) {
        val2 = silly(n << 1, &val);
    } else {
        val = val2 = 0;
    }
    *p = val + val2 + n;

    return val + val2;
}</pre>
```

Without the optimizer enabled, this yields the following machine code:

```
silly:
                %rbp
        pushq
                %rsp, %rbp
        movq
        subq
                $32, %rsp
                %edi, -20(%rbp)
        movl
                %rsi, -32(%rbp)
        movq
                $0, -20(%rbp)
        cmpl
        jle
                 .L2
                -20(%rbp), %eax
        movl
                (%rax, %rax), %edx
        leal
                -8(%rbp), %rax
        leaq
                %rax, %rsi
        movq
        movl
                %edx, %edi
                silly
        call
                %eax, -4(%rbp)
        movl
                 .L3
        jmp
.L2:
                $0, -4(%rbp)
        movl
                -4(%rbp), %eax
        movl
        movl
                %eax, -8(%rbp)
.L3:
                -8(\%rbp), %edx
        movl
        movl
                -4(%rbp), %eax
        addl
                %eax, %edx
        movl
                -20(%rbp), %eax
                %eax, %edx
        addl
                -32(%rbp), %rax
        movq
                %edx, (%rax)
        movl
        movl
                -8(%rbp), %edx
                -4(%rbp), %eax
        movl
                %edx, %eax
        addl
                %rbp, %rsp
        movq
                %rbp
        popq
        ret
```

[continued]  Draw the stack frame used in this function, indicating where the program values are stored and the%rsp and %rbp registers point just before the recursive call to silly().	l where
	points)
How much of this stack frame is, strictly speaking, necessary? In other words, how much co	ould be
How much of this stack frame is, strictly speaking, necessary? In other words, how much contimized away by the compiler without changing the behavior of the program?	points)
\_	, - · · · · · · · · · · · · · ·

Name: \_\_\_\_\_

Leginr: \_\_\_\_\_

Name:	Leginr:
	258

[25 points]	

The following table gives the parameters for a number of different caches, where:

- m is the number of physical address bits
- ullet C is the total cache size (number of data bytes)
- ullet B is the block (line) size in bytes
- ullet E is the number of blocks or lines per set
- ullet S is the number of sets in the cache.
- $oldsymbol{\cdot}$  t is the number of tag bits
- $\boldsymbol{s}$  is the number of set index bits
- $oldsymbol{\cdot}$  b is the number of block offset bits

Fill in the blank values in the table.

(14 points)

Cache	m	C	В	E	S	t	s	b
1.	32	1kB	32			24	3	
2.	48	32kB	64	8	64	36		
3.	48	64kB	64	2		33		6
4.	48			4	64	36	6	
5.		48kB	32		512	36	9	5
6.	50	512kB	32		1024		10	5

Name: _											_				Leg	inr: _							
[con	tinue	ed]																					
Con: addr	sider resse											d an	16-ki	loby	te, 2-	way,	phy	sicall	y-tag	gged	, phy	sical	ly-
The that											ddre	ss. I	ndica	ate (I	oy la	belir	ng th	e dia	agrar	n) th	ie fie	elds	
CO CI CT	Τŀ	ne ca	ock c iche i iche t	inde		hin t	he ca	ache	line														
																				(3	g poir	nts)	
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Now suppose the machine also has 24-bit virtual addresses, and a page size of 1 kilobyte. In the box below, now indicate the fields that would be used to determine the following:

PPO The physical page offsetPPN The physical page number

(2 points)

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name:	Leginr:
[continued]	
A program which makes heavy use of the cac machine by constantly evicting their data fro	che can slow down other programs running on the same om the cache. Suppose an operating system for the mamuch of the cache a particular user program was able to ne colouring").
Explain how, by careful use of virtual-to-physerating System could stop a particular progra	sical page mappings in the page table and MMU, the Opam from using more than $1/8$ of the total cache capacity.
	(6 points)

Name:	Leginr.
Name.	Legini:

[18]	points]	

The following assembler code is the result of compiling a function to multiply its int argument by a constant. What is the constant?

```
mul_x:
```

```
movl %edi, %eax sall $14, %eax ret
```

(2 points)

What constant is the following function multiplying its argument by?

```
mul_y:
```

```
movl %edi, %eax sall $4, %eax addl %edi, %eax ret
```

(2 points)

What constant is the following function multiplying its argument by?

```
mul_z:
```

```
leal (%rdi,%rdi,2), %eax
leal (%rax,%rax,8), %eax
ret
```

(2 points)

<b>.</b> .	
Nama.	Leginr.
Name:	LCVIII
	=-0

### [continued]

Now consider the following C function:

```
int div3(int i)
{
    return (i/3);
}
```

When compiled on a recent C compiler, the resulting assembly code was as follows:

Explain in detail how and why this assembly function works.

**Note:** the "imull %edx" instruction:

- multiplies %eax and %edx
- puts the upper 32 bits of the result into %edx
- puts the lower 32 bits of the result into %eax

(10 points)

Name:	Leginr:
[continued]	
Why do you think the compiler is generating o	ode this complex in this case?
	(2 points)

Name:	Leginr:
Question 7	[22 points]
Describe the operation of the Compare-And-Swap like the x86 architecture (where they are known as CAS can be difficult to implement efficiently in hard	(CAS) instructions found on some CISC processors CMPXCHG8B and CMPXCHG16B), and also explain why dware.
	(4 points)
Some uses of CAS suffer from what is known as the	e "ABA" problem. Explain what this problem is, and
give a typical solution to the problem.	(4 points)
	[ Question continues on the next page ]

Name:	Leginr:
	0

#### [continued]

RISC processors (such as the MIPS architecture) provide a different form of synchronization facility known as *Load-locked* (or *Load-linked*) and *Store-conditional*. It consists of two machine-code instructions:

- **LL** Loads a value from a memory location memory into a register (as in mov) and "remembers" the address the value was loaded from.
- SC Stores a value to a memory location **if** the location was previously loaded using **LL** on this core, **and** no other core has written to that location in the meantime. Otherwise, does nothing. If the store happened, return 1, otherwise return o.

Suppose these instructions are provided to C code in the following functions:

```
uint64_t LL(uint64_t *location);
uint64_t SC(uint64_t *location, uint64_t value);
```

Using these functions, give the rough pseudo code for the following function which performs a Compare-And-Swap operation and returns the result on a 64-bit computer. You may assume the machine implements sequential memory consistency, and you can omit memory barriers and fences.

(3 points)

```
typedef uint64_t word;
word CAS(word cmp, word *location, word value)
{
```

}

Jame:	Leginr:
[continued]	
	problem that affects hardware CAS instructions?
,	(2 points)
chine with a writeback cache and MESI (Modified, I simple way in which LL/SC can be implemented by	achine's cache coherency protocol. Consider a ma- Exclusive, Shared, Invalid) cache coherence. Show a describing how the LL and SC instructions interact
with the processor cache.	(6 points)
	\
	[ Question continues on the next page ]

ne:	Leginr:
[continued]	
Almost all real implementations of SC ment in hardware. In weak SC, the sto	provide a so-called "weak" form which is much easier to im ore can occasionally fail even if nothing else has modified g LL instruction. List some reasons why such "spurious failu
	(3 poi

Name:	Leginr:
Overtion 9	[16 points]
Question 8	[16 points]
Most CPU architectures are classified as either <i>Big</i> -figured as either).	endian or Little-endian (though some can be con-
Explain what endianness means when talking abou	t computer architecture.
	(2 points)
You are given a 64-bit machine (and a C compiler), boor Little-endian.	out are not told whether the machine is Big-endian
Write a short C function that uses casts and pointer on is Big-endian, and 1 if it is Little-endian.	s (but no unions) to return o if the machine it runs
	(5 points)
	[ Question continues on the next page ]

Name:	Leginr:
[continued]	
Now write a different C function that uses unions (b it runs on is Big-endian, and 1 if it is Little-endian.	ut no casts or pointers) to return o if the machine
	(5 points)
	[ Question continues on the next page ]

ame:	Leginr:	
[continued]		
Would your program work on a machine with a 32-bit v	vord size?	
		(2 points)
Which of your two functions would you expect to be fa	ster, if any, and why?	
		(2 points)
•		

Name:	Leginr:
Question 9	[25 points]
You are designing the Memory Mangement Ui size of 64 bits and pointers are also 64 bits in s	nit (MMU) for a new processor. The processor has a word size.
The following parts of the design have been d	ecided already:
<ul> <li>The MMU will support a page size of 32k</li> </ul>	В.
<ul> <li>It will perform address translation using</li> </ul>	a 3-level hierarchical page table.
of physical memory. Level 3 is the root	ble at any level of the page table occupies a single page table, and contains entries which hold the physical adntries similarly point to Level 1 tables, and Level 1 table.
<ul> <li>All page table entries will be 64 bits in size</li> </ul>	ze.
<ul> <li>The Physical Address Space is limited to get for the time being.</li> </ul>	52 bits (4096 terabytes) in size, which should be enough
The rest of this question is about the consequ	ences of these design decisions.
How many entries are there in each individual	page table page? Show your working.
	(2 points)
How many bits are required in the page table lation? Show your working.	entry to represent the address of the next level of trans-
	(2 points)
How many bits of the virtual address are trans	slated by each level in the page table? Why? (2 points)
	[ Question continues on the next page ]

Name:	Leginr:
[continued]	
You have probably realized by now that the nu	mber of different virtual addresses that can be translated ective size of the Virtual Address Space of this processor?
	(2 points)
	ddresses the same way as the x86 MMUs studied in the bit pointer values and actual virtual addresses used by
the Mimo.	(2 points)
Why would the designers implement a small	er <b>physical</b> address space rather than the full 64 bits?
	(2 points)
	[ Question continues on the next page ]

Name:	Leginr:
[continued]	
Why would the designers implement a smaller <b>vir</b> t	tual address space rather than the full 64 hits?
villy would the designers implement a smaller vill	(4 points)
	(4   )
Explain what "large pages" are in virtual address tr	ranslation. Why might large pages be a good thing?
	(5 points)
	[ Question continues on the next page ]
	[ =

Name:	Leginr:
[continued]	
What sizes of large pages can be supported by yo	ur MMU, and why? Show your working.
	(4 points)