



Sample Question Format

KIIT Deemed to be University Online Mid Semester Examination (Spring Semester-2022)

Subject Name & Code: Computer Architecture(CS-2006) **Applicable to**
Courses: 4th

Full Marks=20

Time:1 Hour

SECTION-A(Answer All Questions. All questions carry 2 Marks)

Time:20 Minutes

(5×2=10 Marks)

<u>Question No</u>	<u>Question Type(MCQ/SAT)</u>	<u>Question</u>	<u>Answer Key(if MCQ)</u>	<u>CO Mapping</u>										
Q. No :1(a)	<div>Which of the following options represents the correct matching?</div> <table><tr><th>Addressing Mode</th><th>Description</th></tr><tr><td>1. Immediate</td><td>A. The address field refers to the address of a word in the memory, which in-turn contains the address of the operand.</td></tr><tr><td>2. Direct</td><td>B. The address field contains the address(in main memory) where the operand is stored.</td></tr><tr><td>3. Indirect</td><td>C. Operand value is present in the instruction itself(address field)</td></tr><tr><td>4. Register Direct</td><td>D. The address field of the operand is a register</td></tr></table> <div>a. 1->A; 2->D; 3->C; 4->B; b. 1->C; 2->B; 3->D; 4->A; c. 1->C; 2->B; 3->A; 4->D; d. 1->A; 2->D; 3->B; 4->C;</div>	Addressing Mode	Description	1. Immediate	A. The address field refers to the address of a word in the memory, which in-turn contains the address of the operand.	2. Direct	B. The address field contains the address(in main memory) where the operand is stored.	3. Indirect	C. Operand value is present in the instruction itself(address field)	4. Register Direct	D. The address field of the operand is a register	Question -1 on concept 1	C	
Addressing Mode	Description													
1. Immediate	A. The address field refers to the address of a word in the memory, which in-turn contains the address of the operand.													
2. Direct	B. The address field contains the address(in main memory) where the operand is stored.													
3. Indirect	C. Operand value is present in the instruction itself(address field)													
4. Register Direct	D. The address field of the operand is a register													
	<div>An instruction SUB 3000</div> <div>a) Subtracts 3000 to the value in Accumulator and stores the result in the memory location 3030</div> <div>b) Subtracts the value in memory location 3000 to the value in Accumulator and stores the result in Accumulator</div> <div>c) Subtracts 3000 to the value in Accumulator</div>		B											

	and stores the result in Accumulator d) None of the above			
	<p>With reference to Addressing Modes consider the following statements:</p> <ol style="list-style-type: none"> In Implied Addressing mode the operands are specified implicitly in the definition of the instruction. Zero-address instructions in a stack-organized computer are implied-mode instructions since the operands are implied to be on top of the stack. In Immediate Addressing mode the operand is specified in the instruction itself. In Register Addressing mode the instruction specifies a register in the CPU whose contents give the address of the operand in memory. <p>Which of the following statement/s are NOT correct?</p> <ol style="list-style-type: none"> Only (a) Only (a), (b) and (c) Only (d) All of the above 		C	
	<p>An instruction is stored at location 300 with its address field at location 301. The address field has the value 400. If a processor register R1 contains the number 200 then the effective address for immediate and index with R1 as the index register addressing mode of the instruction will be:</p> <ol style="list-style-type: none"> 301 and 600 respectively 400 and 702 respectively 200 and 600 respectively 702 and 400 respectively 		A	
Q. No :1(b)	<p>After branch instruction execution, PC will updated to _____ ? (initial value of R1=100, R2=200 and SUB R1, R2 is equivalent to $R2 \leftarrow [R2] - [R1]$)</p> <ol style="list-style-type: none"> If it is Branch >0 1000 If it is Branch <0 2000 If it is JUMP 3000 	Question -1 on concept 2	C	

	<div>Memory Location</div> <div>5000</div> <div>5004</div> <div>Instruction</div> <div>SUB R1, R2</div> <div>Branch instruction</div> <div>A. (a) PC=5008, (b) PC=5008, (c) PC=5008</div> <div>B. (a) PC=5008, (b) PC=6008, (c) PC=8008</div> <div>C. (a) PC=6008, (b) PC= 5008, (c) PC= 8008</div> <div>D. (a) PC=6008, (b) PC=8008, (c) PC= 5008</div>																	
	<div>Consider the code given below. What will be the offset for the instruction BGTZ to branch to the location labeled LOOP? All the instructions are 4 bytes in length.</div> <table><tr><td>5000</td><td>MOV #100,R1</td></tr><tr><td></td><td>MOV #LOCA,R2</td></tr><tr><td></td><td>CLEAR R3</td></tr><tr><td>LOOP</td><td>ADD (R2), R3</td></tr><tr><td></td><td>INCR R2</td></tr><tr><td></td><td>DEC R1</td></tr><tr><td></td><td>BGTZ ?</td></tr></table> <div>a) -8</div> <div>b) -12</div> <div>c) 8</div> <div>d) -16</div>	5000	MOV #100,R1		MOV #LOCA,R2		CLEAR R3	LOOP	ADD (R2), R3		INCR R2		DEC R1		BGTZ ?	<div>Question -2 on concept 2</div>	<div>D</div>	
5000	MOV #100,R1																	
	MOV #LOCA,R2																	
	CLEAR R3																	
LOOP	ADD (R2), R3																	
	INCR R2																	
	DEC R1																	
	BGTZ ?																	
	<div>A. Let R1 and R2 two 4-bit register that stores no in 2's complement for operation $R1 + R2$. Which of the following values gives overflow:</div> <div>a. R1= 1111 R2=1101</div> <div>b. R1=1110 R2=1100</div> <div>c. R1=1000 R2=1100</div> <div>d. R1=1010 R2=1110</div>		<div>C</div>															
	<div>B. Let R1 and R2 two 4-bit register that stores no in 2's complement for operation $R1 + R2$. Which of the following values does not give overflow:</div> <div>a. R1= 1011 R2=1100</div> <div>b. R1=1010 R2=1101</div> <div>c. R1=1111 R2=1101</div> <div>d. R1=1110 R2=1001</div>	<div>Question -4 on concept 2</div>	<div>C</div>															

Q. No :1(c)	<p>A subroutine “SUB” is located at an address 100 in memory. After the execution of the following instruction, what will be the value of offset?</p> <p>Call SUB // The instruction is located at address 300 and the length of the instruction is 4 bytes. Processor uses byte addressable.</p> <p>A. 200 B. 204 C. -204 D. -104</p>	Question -1 on concept 3	C	
	<p>The content of the top of memory stack is 2350. The content of SP is 1352. A two-word call subroutine instruction is located in memory address 4550 followed by address field of 2454 at location 4554. What are the content of PC, SP and top of Stack, after the execution of RETURN instruction in subroutine?</p> <p>A. 4558, 1352, 2350 B. 4550, 1352, 2350 C. 2454, 1348, 4558 D. None of these</p>	Question -2 on concept 3	A	
	<p>A subroutine “ADD” is located at an address 5000 in memory. After the execution of the following instruction, what will be the value of PC?</p> <p>Call ADD // The instruction is located at address 1000 and the length of the instruction is 4 bytes.</p> <p>A) 5000 B) 1004 C) 11004 D) 5004</p>	Question -3 on concept 3	A	
	<p>A subroutine “SUB” is located at an address 2000 in memory. After the execution of the following instruction, what will be the value of PC?</p> <p>Call SUB // The instruction is located at address 1000 and the length of the instruction is 4 bytes.</p> <p>A. 1004 B. 2004 C. 2000 D. 2004</p>	Question -4 on concept 3	C	
Q. No :1(d)	<p>Two processor register R1 and R2 hold signed operand. If the binary value of the R1 is 0110 and R2 is 1000 then What will be the content of the registers R1 and R2 after the following instructions are executed. [Assume the Format</p>	Question -1 on concept 4	B	

	<p>of the instruction is opcode source,source/Dst and the size of each register is 4bit] [Assume the numbers are represented in 2's complement format]</p> <p>ADD R1, R2 AShiftL #2, R1 AShiftR #1, R2 After the execution of the above three instructions</p> <ol style="list-style-type: none"> R1 and R2 both results in overflow. R1 will overflow and R2 content will be 1111 R1 is 1110 and R2 will be 0111 None of the above 			
	<p>Two processor register R1 and R2 hold signed operand. If the binary value of the R1 is 1010 and R2 is 0001 then What will be the content of the registers R1 and R2 after the following instructions are executed. [Assume the Format of the instruction is opcode source,source/Dst and the size of each register is 4bit] [Assume the numbers are represented in 2's complement format]</p> <p>ADD R1, R2 AShiftL #2, R1 AShiftR #2, R2 After the execution of the above three instructions</p> <ol style="list-style-type: none"> R1 and R2 both results in overflow. R1 content will be 0,100 and R2 content will be 1110 R1 is 1110 and R2 will be 1,110 None of the above 	Question -2 on concept 4	D	
	<p>Two processor register R1 and R2 hold signed operand. If the binary value of the R1 is 1111 and R2 is 1110 then What will be the content of the register R1 and R2 after the following instructions are executed. [Assume the Format of the instruction is opcode source,source/Dst and the size of each register is 4bit] [Assume the numbers are represented in 2's complement format]</p> <p>ADD R1, R2 AShiftL #2, R1 AShiftR #1, R2 After the execution of the above three instructions</p> <ol style="list-style-type: none"> R1 = 1100 and R2 = 1110 	Question -3 on concept 4	A	

	b. R1 = 1100 and R2 = 1111 c. R1 = 1101 and R2 = 1110 d. None of the above			
	Two processor register R1 and R2 hold signed operand. If the binary value of the R1 is 1111 and R2 is 1111 then What will be the content of the register R1 and R2 after the following instructions are executed. [Assume the Format of the instruction is opcode source,source/Dst and the size of each register is 4bit] [Assume the numbers are represented in 2's complement format] ADD R1, R2 ASHIFTL #2, R1 ASHIFTR #1, R2 After the execution of the above three instructions a. R1 = 1100 and R2 = 1111 b. R1 = 1100 and R2 = 1110 c. R1 and R2 result in overflow d. None of the above	Question -4 on concept 4	A	
Q. No :1(e)	Choose the correct Instruction that produces following control sequence in a 3-Bus Organization of the datapath inside a Processor. 1 PCout, R=B, MARin, Read 2 IncPC, MDRinE, WMFC 3 MDRoutB, R=B, IRin 4 Offset-field-of-IRout A, PCout, Add, PCin, End A. Add R1, R2 B. Branch < 0 Label1 C. Jump L1 D. Add 20(R1), R2 E. None of the Above	Question -1 on concept 5	C	
	Choose the correct Instruction that produces following control sequence in a 3-Bus Organization of the datapath inside a Processor. 1 PCout, R=B, MARin, Read 2 IncPC, MDRinE, WMFC 3 MDRoutB, R=B, IRin	Question -2 on concept 5	C	

	<p>4 Offset-field-of-IRout, R1out_B, SelectA, add, MARin, Read</p> <p>5. WMFC</p> <p>6. MDRout_B, R2out_A, SelectA, Mul, R2in, end</p> <p>A. Mul R1, R2 B. Branch < 0 Label1 C. Mul 20(R1), R2 D. Jump L1 E. None of the Above</p>			
	<p>Which of the following is NOT the correct Sequence of Control Steps required to execute the following instruction in single bus organization?</p> <p>Instruction: ADD #10, (R2) // 2nd operand is the destination</p> <p>A.</p> <ol style="list-style-type: none"> 1. R2out, MARin, Read 2. MDRinE, WMFC 3. MDRout, Yin 4. Offset_Field_Of_IRout, SelectY, ADD, Zin 5. R2out, MARin 6. Zout, MDRin, Write 7. WMFC 8. end <p>B.</p> <ol style="list-style-type: none"> 1. R2out, MARin, Read 2. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 3. MDRout, SelectY, ADD, Zin 4. R2out, MARin 5. Zout, MDRin, Write 6. WMFC 7. end <p>C.</p> <ol style="list-style-type: none"> 1. R2out, MARin, Read 2. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 3. MDRout, Yin, SelectY, ADD, Zin 4. R2out, MARin 5. Zout, MDRin, Write 6. WMFC 7. end <p>D.</p> <ol style="list-style-type: none"> 1. R2out, MARin, Read 2. MDRinE, WMFC 	Question -3 on concept 5	C	

	3. Yin, MDRout 4. Offset_Field_Of_IRout, SelectY, ADD, Zin 5. R2out, MARin 6. Zout, MDRin, Write 7. WMFC 8. end Answer: Option C			
	<p>Which of the following is the correct Sequence of Control Steps required to execute the following instruction in single bus organization? Instruction: ADD #10, (R2) // 2nd operand is the destination</p> <p>A.</p> 9. R2out, MARin, Read 10. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 11. MDRout, SelectY, ADD, Zin 12. Zout, MDRin 13. R2out, MARin, Write 14. WMFC 15. end <p>B.</p> 8. R2out, MARin, Read 9. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 10. MDRout, SelectY, ADD, Zin 11. R2out, MARin 12. Zout, MDRin, Write 13. WMFC 14. end <p>C.</p> 8. R2out, MARin, Read 9. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 10. MDRout, Yin, SelectY, ADD, Zin 11. R2out, MARin 12. Zout, MDRin, Write 13. WMFC 14. end <p>D.</p> 9. R2out, MARin, Read 10. MDRinE, WMFC 11. MDRout, Yin 12. Offset_Field_Of_IRout, ADD, Zin 13. R2out, MARin 14. Zout, MDRin, Write 15. WMFC 16. end	Question -4 on concept 5	B	

	Answer: Option B			

SECTION-B(Answer Any One Question. Each Question carries 10 Marks)

Time: 30 Minutes

(1×10=10 Marks)

Question No	Question	CO Mapping
Q. No :2	<p>A. Write the equivalent assembly code for the given pseudo code and write the values of the variables (both in decimal and binary) after executing each instruction present in the equivalent assembly code. Assume X is the sum of the last 3 digits of your roll number and memory size of the operand is 1 byte. [Note: if the Roll No = 20051123, then X =1+2+3=6][Assume the number is represented in 2's complement format]</p> <p> $A = (X + 5);$ $B = -(X + 4);$ $C = X;$ $A >> 2;$ // Bitwise Right shift by 2bits $B << 1;$ // Bitwise left shift by 1 bit $\text{Rotate_left}(C, 2\text{bit});$ // Rotate Left by 2 bits </p>	

Representing the data in binary before and after = 4 marks + assembly code for shift and rotate 2 X3 =6 data																													
A	11																												
B	-10																												
C	6																												
AShiftR A, 2 // before shift A=11 // After shift A =2																													
AshiftL B,1 // before shift B= -10																													
<table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td></td><td></td><td></td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td></td><td></td><td></td></tr></table>										0	0	0	0	1	0	1				0	0	0	0	0	0	1			
0	0	0	0	1	0	1																							
0	0	0	0	0	0	1																							

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

contains an opcode, an integer register name, and a 4-bit immediate value. Each REG-type instruction contains an opcode, 2 floating point register and one integer register names. If there are 16 distinct Imm-type opcodes, then what is the maximum number of distinct REG-type opcodes is possible ?

C. Explain Call and Compare instruction

ANS:

[2+2]

Let ROLL NO=20051123

W=1123 -w=-1123

$(1123)_{10} = (0000\ 0010\ 0110\ 0011)_2$

$(-1123)_{10} = (1111\ 1101\ 1001\ 1101)_2 = (FD9D)_{16}$

Big endian:

ADDRESS	VALUE	VALUE
5000	FD	9D
5002		

Little endian:

ADDRESS	VALUE	VALUE
5000	9D	FD
5002		

QB. A processor has 32 integer registers and 16 floating point registers. It uses 2-byte instruction format. It has two types of instructions: Imm-type and REG-type. Each Imm-type instruction contains an opcode, an integer register name, and a 4-bit immediate value. Each REG-type instruction contains an opcode, 2 floating point register and one integer register names. If there are 16 distinct Imm-type opcodes, then what is the maximum number of distinct REG-type opcodes is possible ?

ANS:

[4]

Length of instruction=2byte=16 bits

No of integer registers=32

No of floating point register=16

No of Imm-type instruction=16

Format of Imm-type instruction

Opcode(7)	I.R(5)	Imm value(4)
-----------	--------	--------------

Format of REG-type instruction

Opcode(3)	F.R(4)	F.R(4)	I.R(5)
-----------	--------	--------	--------

Maximum no of instruction= 2^{16}

No of REG-type instruction=x

$(16 * 2^5 * 2^4) + (x * 2^4 * 2^4 * 2^5) = 2^{16}$

So x=7(maximum number of distinct REG-type opcode)

QC. Explain Call and Compare instruction

ANS:

[1+1]


Compare: program control instruction.

CMP dst,src


Performs the operation

[dest]-[src] and sets the condition code flags based on result

	<p>obtained. Neither operand is changed nor the result is stored anywhere.</p> <p>Call: program control instruction.</p> <p>CALL SUBROUTINE</p> <p>It firsts pushes the return address (Updated value of PC) on to the stack and then branches to SUBROUTINE.</p> <p>Stack[--top]=[PC]</p> <p>PC=ADDRESS of the subroutine</p>	
Q	<p>A. CPU has only three instructions I₁, I₂ and I₃, as follows:</p> <ul style="list-style-type: none"> . I₁: AND R₁, R₂ 5 I₂: Branch=0 LOOP1 . I₃: Move R₇, A <p>Write the logic function and draw the circuit for generating the End and MAR_{in} signal for single bus CPU organization. Assume 2nd operand is the destination?</p> <p>Solution:</p> <p>I₁: AND R₁, R₂</p> <ol style="list-style-type: none"> 1. PC_{out}, MAR_{in}, Read, Select Y, Add, Z_{in} 2. Z_{out}, PC_{in}, Y_{in}, WMFC 3. MDR_{out}, IR_{in} 4. R₁_{out}, Y_{in} 5. R₂_{out}, Select Y, AND, Z_{in} 6. Z_{out}, R₂_{in}, End <p>I₂: Branch=0 test</p> <ol style="list-style-type: none"> 1. PC_{out}, MAR_{in}, Read, Select Y, Add, Z_{in} 2. Z_{out}, PC_{in}, Y_{in}, WMFC 3. MDR_{out}, IR_{in} 4. Offset field IR_{out}, Select Y, Add, Z_{in}, If Z=0, Then End 5. Z_{out}, PC_{in}, End <p>I₃: Move R₇, A</p> <ol style="list-style-type: none"> 1. PC_{out}, MAR_{in}, Read, Select Y, Add, Z_{in} 2. Z_{out}, PC_{in}, Y_{in}, WMFC 3. MDR_{out}, IR_{in} 4. Address field of IR_{out}, MAR_{in} 5. R₇_{out}, MDR_{in}, Write 6. WMFC 7. End <p>Logic function :</p> $\text{End} = T6.I1 + (T4 \cdot Z + T5 \cdot Z) I2 + T7.I3$ $Z_{in} = T1 + T5.I1 + I2(T4 \cdot Z + T5 \cdot Z)$ <p>Circuit diagram:</p> <p>End</p>	



Zin



Q A. Write the sequence of control steps for the given instructions and design the logic function for control signal with reference to given instructions. Using Single-Bus CPU Organization. [Assume the length of each instruction is 1 word, 1 word = 4 bytes, machine is byte addressable. Assume 2nd operand is the destination.

- i) ADD 25(R2), R1
- ii) LOAD (R2), R1
- iii) MUL -(R1), R2

B. "Hardwired control unit is faster compared to microprogrammed control unit" - Justify the statement. Explain the working principle of microprogrammed control unit design with proper block diagram.

a)

I1: ADD 25(R2), R1

Ans:

1. PC_{out}, MAR_{in}, Read, Select 4, Add, Z_{in}
2. Z_{out}, PC_{in}, Y_{in}, WMFC
3. MDR_{out}, IR_{in}
4. Offset field of IR_{out}, Y_{in}
5. R_{2out}, Select Y, Add, Z_{in}
6. Z_{out}, MAR_{in}, Read
7. R_{1out}, Y_{in}, WMFC
8. MDR_{out}, Select Y, Add, Z_{in}
9. Z_{out}, R_{1in}, end

I2: LOAD (R2), R1


Ans:

1. PC_{out}, MAR_{in}, Read, Select 4, Add, Z_{in}
2. Z_{out}, PC_{in}, Y_{in}, WMFC
3. MDR_{out}, IR_{in}
4. R_{2out}, MAR_{in}, Read
5. WMFC
6. MDR_{out}, R_{1in}

I3: MUL -(R1), R2

Ans:

1. PC_{out}, MAR_{in}, Read, Select 4, Add, Z_{in}
 2. Z_{out}, PC_{in}, Y_{in}, WMFC
 3. MDR_{out}, IR_{in}
 4. R_{1out}, Select 4, SUB, Z_{in}
 5. Z_{out}, R_{1in}, MAR_{in}, Read
 6. R_{2out}, Y_{in}, WMFC
 7. MDR_{out}, Select Y, MUL, Z_{in}
 8. Z_{out}, R_{2in}, end
- $Z_{in} = T1 + \text{Add} * T5 + \text{ADD} * T8 + \text{MUL} * T4 + \text{MUL} * T7$



	<p>b)</p> <p>In Hardwired control, the control signals are generated by hardware like combinational circuits which give faster control signals than the program to generate the same control signals.</p> <p><u>Answer:</u> Refer page no.431-32 of CO Text Book by Carl Hamacher, 5th ed.</p>	
<p>Q . 7 .</p>	<p>A. “Hardwired control unit is faster compared to microprogrammed control unit” - Justify the statement. Explain the working principle of hardwired control unit design with proper block diagram.</p> <p>B. Write the control sequence for the following instructions in a Multiple Bus CPU Organization. Assume R3 is the destination operand. ADD 50(R1), R2, R3</p>	
	<p>A. “Hardwired control unit is faster compared to microprogrammed control unit” - Justify the statement. Explain the working principle of hardwired control unit design with proper block diagram.</p> <p>Answer: Refer page no.426-327 of CO Text Book by Carl Hamacher, 5th ed.</p> <p>In Hardwired control, the control signals are generated by hardware like combinational circuits which give faster control signals than the program to generate the same control signals.</p> <p>B. Write the control sequence for the following instructions in a Multiple Bus CPU Organization. Assume R3 is the destination operand. ADD 50(R1), R2, R3</p> <p>Ans ::</p> <ol style="list-style-type: none"> 1. PCout, MARin, R=B, Read, InPC 2. MDRin, WMFC 3. MDRout, R=B, IRin 4. Offset_field_of_IRoutA, SelectA, R1outB, Add, MARin, Read 5. MDR_{inE}, WMFC 6. R2outA, MDRoutB, Select A, Add, R3in, End 	

Controller of Examinations