

Online Mid Semester Examination (Spring Semester-2022)

# KIIT Deemed to be University

<u>Subject Name & Code:</u> Computer Architecture(CS-2006) <u>Applicable to</u> <u>Courses: 4<sup>th</sup></u>

Full Marks=20 Time:1 Hour

## SECTION-A(Answer All Questions. All questions carry 2 Marks)

## Time:20 Minutes

(5×2=10 Marks)

Qu           est           io           n           No		on Type(MCQ/SAT)	Questio n	Answer Key(if MCQ)	CO M ap pi pi ng
Q.	l .	llowing options represents the	_	C	
No	correct matching		n -1 on		
:1(	Addressing	Description	concept		
a)	Mode	A 501 11 (* 11	1		
	b. c.	A. The address field refers to the address of a word in the memory, which in-turn contains the address of the operand.  B. The address field contains the address(in main memory) where the operand is stored.  C. Operand value is present in the instruction itself(address field)  D. The address field of the operand is a register  1->A; 2->D; 3->C; 4->B; 1->C; 2->B; 3->A; 4->D; 1->C; 2->B; 3->A; 4->D;			
		1->A; 2->D; 3->B; 4->C;		D	
	An instruction SI a) Subtracts 300 and stores the r 3030 b) Subtracts the r to the value in Ac in Accumulator c) Subtracts 300		В		

	and stores the result in Accumulator d) None of the above			
	With reference to Addressing Modes consider the following statements:		C	
	<ul> <li>a. In Implied Addressing mode the operands are specified implicitly in the definition of the instruction.</li> <li>b. Zero-address instructions in a stack-organized computer are implied-mode instructions since the operands are implied to be on top of the stack.</li> <li>c. In Immediate Addressing mode the operand is specified in the instruction itself.</li> <li>d. In Register Addressing mode the instruction specifies a register in the CPU whose contents give the address of the operand in memory.</li> </ul>			
	Which of the following statement/s are NOT correct?  A. Only (a) B. Only (a), (b) and (c) C. Only (d) D. All of the above			
	An instruction is stored at location 300 with its address field at location 301. The address field has the value 400. If a processor register R1 contains the number 200 then the effective address for immediate and index with R1 as the index register addressing mode of the instruction will be:		A	
	<ul> <li>a. 301 and 600 respectively</li> <li>b. 400 and 702 respectively</li> <li>c. 200 and 600 respectively</li> <li>d. 702 and 400 respectively</li> </ul>			
Q. No :1( b)	After branch instruction execution, PC will updated to? (initial value of R1=100, R2=200 and SUB R1, R2 is equivalent to R2 <- [R2]-[R1]) (a) If it is Branch > 0 1000 (b) If it is Branch < 0 2000 (c) If it is JUMP 3000	Questio n -1 on concept 2	С	

B. (a) PC=5008 C. (a) PC=6008	Instruction  SUB R1, R2  Branch instruction  (b) PC=5008, (c) I  (b) PC=6008, (c) I  (b) PC=5008, (c)  (b) PC=8008, (c)	PC=5008 PC=8008 PC= 8008			
offset for the ins	de given below. Whe struction BGTZ to LOOP? All the instance.  MOV #100,R1 MOV #LOCA,R2 CLEAR R3 ADD (R2), R3 INCR R2 DEC R1 BGTZ ?	branch to the	Questio n -2 on concept 2	D	
in 2's compleme	h of the following 1101 100 1100			С	
in 2's compleme	of the following va 1100 1101 1101		Questio n -4 on concept 2	C	

Q. No :1( c)	A subroutine "SUB" is located at an address 100 in memory. After the execution of the following instruction, what will be the value of offset?  Call SUB // The instruction is located at address 300 and the length of the instruction is 4 bytes. Processor uses byte addressable.  A. 200 B. 204 C204 D104	Questio n -1 on concept 3	С	
	The content of the top of memory stack is 2350. The content of SP is 1352. A two-word call subroutine instruction is located in memory address 4550 followed by address field of 2454 at location 4554. What are the content of PC, SP and top of Stack, after the execution of <b>RETURN</b> instruction in subroutine?  A. 4558, 1352, 2350 B. 4550, 1352, 2350 C. 2454, 1348, 4558 D. None of these	Questio n -2 on concept 3	A	
	A subroutine "ADD" is located at an address 5000 in memory. After the execution of the following instruction, what will be the value of PC?  Call ADD // The instruction is located at address 1000 and the length of the instruction is 4 bytes.  A) 5000 B) 1004 C) 11004 D) 5004	Questio n -3 on concept 3	A	
	A subroutine "SUB" is located at an address 2000 in memory. After the execution of the following instruction, what will be the value of PC?  Call SUB // The instruction is located at address 1000 and the length of the instruction is 4 bytes.  A. 1004 B. 2004 C. 2000 D. 2004	Questio n -4 on concept 3	С	
Q. No :1( d)	Two processor register R1 and R2 hold signed operand. If the binary value of the R1 is 0110 and R2 is 1000 then What will be the content of the registers R1 and R2 after the following instructions are executed. [Assume the Format	Questio n -1 on concept 4	В	

of the instruction is <b>opcode source,source/Dst</b> and the size of each register is 4bit] [Assume the numbers are represented in 2's complement format]			
ADD R1, R2 AShiftL #2, R1 AShiftR #1, R2 After the execution of the above three instructions a. R1 and R2 both results in overflow. b. R1 will overflow and R2 content will be 1111 c. R1 is 1110 and R2 will be 0111 d. None of the above			
Two processor register R1 and R2 hold signed operand. If the binary value of the R1 is 1010 and R2 is 0001 then What will be the content of the registers R1 and R2 after the following instructions are executed. [Assume the Format of the instruction is <b>opcode</b> source, source/Dst and the size of each register is 4bit] [Assume the numbers are represented in 2's complement format] ADD R1, R2 AShiftL #2, R1 AShiftR #2, R2 After the execution of the above three instructions  a. R1 and R2 both results in overflow. b. R1 content will be 0,100 and R2 content will be 1110  c. R1 is 1110 and R2 will be 1,110 d. None of the above	Questio n -2 on concept 4	D	
Two processor register R1 and R2 hold signed operand. If the binary value of the R1 is 1111 and R2 is 1110 then What will be the content of the register R1 and R2 after the following instructions are executed. [Assume the Format of the instruction is <b>opcode source,source/Dst</b> and the size of each register is 4bit] [Assume the numbers are represented in 2's complement format] ADD R1, R2 AShiftL #2, R1 AShiftR #1, R2 After the execution of the above three instructions  a. R1 = 1100 and R2 = 1110	Questio n -3 on concept 4	A	

	<ul> <li>b. R1 = 1100 and R2 = 1111</li> <li>c. R1 = 1101 and R2 = 1110</li> <li>d. None of the above</li> </ul>			
	Two processor register R1 and R2 hold signed operand. If the binary value of the R1 is 1111 and R2 is 1111 then What will be the content of the register R1 and R2 after the following instructions are executed. [Assume the Format of the instruction is <b>opcode source, source/Dst</b> and the size of each register is 4bit] [Assume the numbers are represented in 2's complement format] ADD R1, R2 AShiftL #2, R1 AShiftR #1, R2 After the execution of the above three instructions  a. R1 = 1100 and R2 = 1111 b. R1 = 1100 and R2 = 1110 c. R1 and R2 result in overflow d. None of the above	Questio n -4 on concept 4	A	
Q. No :1( e)	Choose the correct Instruction that produces following control sequence in a 3-Bus Organization of the datapath inside a Processor.  1 PCout, R=B, MARin, Read 2 IncPC, MDRinE, WMFC 3 MDRoutB, R=B, IRin 4 Offset-field-of-IRout A, PCout, Add, PCin, End A. Add R1, R2 B. Branch < 0 Label1 C. Jump L1 D. Add 20(R1), R2 E. None of the Above	Question 1-1 on concept 5	C	
	Choose the correct Instruction that produces following control sequence in a 3-Bus Organization of the datapath inside a Processor.  1 PCout, R=B, MARin, Read 2 IncPC, MDRinE,WMFC 3 MDRoutB, R=B, IRin	Questio n -2 on concept 5	C	

4 Offset-field-of-IRout, R1out <sub>B</sub> , SelectA, add, MARin, Read		
5. WMFC		
6. MDRout <sub>B</sub> , R2out <sub>A</sub> , SelectA, Mul, R2in, end		
A. Mul R1, R2 B. Branch < 0 Label1 C. Mul 20(R1), R2 D. Jump L1 E. None of the Above		
Which of the following is <b>NOT</b> the correct Sequence of Control Steps required to execute the following instruction in single bus organization?  Instruction: <b>ADD</b> #10, (R2) // 2 <sup>nd</sup> operand is the destination A.	С	
<ol> <li>R2out, MARin, Read</li> <li>MDRinE, WMFC</li> <li>MDRout, Yin</li> <li>Offset_Field_Of_IRout, SelectY, ADD, Zin</li> <li>R2out, MARin</li> </ol>		
6. Zout, MDRin, Write 7. WMFC 8. end		
B. 1. R2out, MARin, Read 2. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 3. MDRout, SelectY, ADD, Zin 4. R2out, MARin		
5. Zout, MDRin, Write 6. WMFC 7. end		
C. 1. R2out, MARin, Read 2. Offset_Field_Of_IRout, Yin, MDRinE, WMFC		
3. MDRout, Yin, SelectY, ADD, Zin 4. R2out, MARin 5. Zout, MDRin, Write 6. WMFC 7. end		
D. 1. R2out, MARin, Read		
2. MDRinE, WMFC		


3. Yin, MDRout 4. Offset_Field_Of_IRout, SelectY, ADD, Zin 5. R2out, MARin 6. Zout, MDRin, Write 7. WMFC 8. end Answer: Option C			
Which of the following is the correct Sequence of Control Steps required to execute the following instruction in single bus organization?  Instruction: ADD #10, (R2) // 2nd operand is the destination A.  9. R2out, MARin, Read 10. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 11. MDRout, SelectY, ADD, Zin 12. Zout, MDRin 13. R2out, MARin, Write 14. WMFC 15. end  B.  8. R2out, MARin, Read 9. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 10. MDRout, SelectY, ADD, Zin 11. R2out, MARin 12. Zout, MDRin, Write 13. WMFC 14. end	Questio n -4 on concept 5	В	
C. 8. R2out, MARin, Read 9. Offset_Field_Of_IRout, Yin, MDRinE, WMFC 10. MDRout, Yin, SelectY, ADD, Zin 11. R2out, MARin 12. Zout, MDRin, Write 13. WMFC 14. end  D. 9. R2out, MARin, Read 10. MDRout, Yin  MDRout, Yin  11. MDRout, Yin			
11. MDRout, Yin 12. Offset_Field_Of_IRout, ADD, Zin 13. R2out, MARin 14. Zout, MDRin, Write 15. WMFC 16. end			


Answer: Option B		

SECTION-B(Answer Any One Question. Each Question carries 10 Marks)

Time: 30 Minutes (1×10=10 Marks)

Qu est ion	Question	C O M
No		a
1.0		$ \mathbf{p} $
		p
		1
		n g
Q. No :2	A. Write the equivalent assembly code for the given pseudo code and write the values of the variables (both in decimal and binary) after executing each instruction present in the equivalent assembly code. Assume X is the sum of the last 3 digits of your roll number and memory size of the operand is 1 byte. [Note: if the <b>Roll No</b> = <b>20051123</b> , <b>then X</b> = <b>1+2+3=6</b> ][Assume the number is represented in 2's complement format]  A = (X +5); B = -(X +4); C = X; A>>2; // Bitwise Right shift by 2bits B<<1; // Bitwise left shift by 1 bit Rotate_left(C, 2bit); // Rotate Left by 2 bits	





contains an opcode, an integer register name, and a 4-bit immediate value. Each REG-type instruction contains an opcode, 2 floating point register and one integer register names. If there are 16 distinct Imm-type opcodes, then what is the maximum number of distinct REG-type opcodes is possible?

C. Explain Call and Compare instruction

#### ANS:

## [2+2]

Let ROLL NO=20051123

W=1123 -w=-1123

 $(1123)_{10} = (0000\ 0010\ 0110\ 0011)_2$ 

 $(-1123)_{10} = (1111\ 1101\ 1001\ 1101)_2 = (FD9D)_{16}$ 

## Big endian:

ADDRESS	VALUE	VALUE
5000	FD	9D
5002		

#### Little endian:

ADDRESS	VALUE	VALUE
5000	9D	FD
5002		

**QB**.A processor has 32 integer registers and and 16 floating point registers. It uses 2-byte instruction format. It has two types of instructions: Imm-type and REG-type. Each Imm-type instruction contains an opcode, an integer register name, and a 4-bit immediate value. Each REG-type instruction contains an opcode, 2 floating point register and one integer register names. If there are 16 distinct Imm-type opcodes, then what is the maximum number of distinct REG-type opcodes is possible?

#### ANS:

## [4]

Length of instruction=2byte=16 bits

No of integer registers=32

No of floating point register=16

No of Imm-type instruction=16

Format of Imm-type instruction

Opcode(7)	I.R(5)	Imm value(4)

Format of REG-type instruction

Opcode(3)	F.R(4)	F.R(4)	I.R(5)
-----------	--------	--------	--------

Maximum no of instruction=2<sup>16</sup>

No of REG-type instruction=x

(16\*25\*24)+(x\*24\*24\*25)=216

## So x=7(maximum number of distinct REG-type opcode)

**QC**.Explain Call and Compare instruction

## ANS:

#### [1+1]

**Compare**:program control instruction.

#### CMP dst,src

Performs the operation

[dest]-[src] and sets the condition code flags based on result

obtained.Neither operand is changed nor the result is stored anywhere.

Call:program control instruction.

#### **CALL SUBROUTINE**

It firsts pushes the return address(Updated value of PC) on to the stack and then branches to SUBROUTINE.

Stack[--top]=[PC]

PC=ADDRESS of the subroutine

- Q A. CPU has only three instructions I1, I2 and I3, as follows:
- . I1: AND R1, R2
- 5 | I2: Branch=0 LOOP1
- . I3: Move R7, A

Write the logic function and draw the circuit for generating the End and MARin signal for single bus CPU organization. Assume 2<sup>nd</sup> operand is the destination?

#### Solution:

#### I1: AND R1, R2

- 1. PCout, MARin, Read, Select Y, Add, Zin
- 2. Zout, PCin, Yin, WMFC
- 3. MDRout IRin
- 4. Rlout, Yin
- 5. R2out, Select Y, AND, Zin
- 6. Zout, R2in, End
- I2: Branch=0 test
- 1. PCout, MARin,Read,Select Y,Add, Zin
- 2. Zout, PCin, Yin, WMFC
- 3. MDRout, IRin
- 4. Offset field IRout, Select Y, Add, Zin, If Z=0, Then End
- 5. Zout, PCin, End

## 13: Move R7, A

- 1. PCout, MARin, Read, Select Y, Add, Zin
- 2. Zout, PCin, Yin, WMFC
- 3. MDRout, IRin
- 4. Address\_field\_of\_IRout, MARin
- 5. R7out, MDRin, Write
- 6. WMFC
- 7. End


#### Logic function:

End= 
$$T6.I1 + (T4 \cdot Z + T5 \cdot Z) I2 + T7.I3$$


$$Zin = T1 + T5.I1 + I2(T4 . Z + T5 . Z)$$

## Circuit diagram:

End



Zin



- A.Write the sequence of control steps for the given instructions and design the logic function for control signal with reference to given instructions. Using Single-Bus CPU Organization. [Assume the length of each instruction is 1 word, 1word= 4bytes, machine is byte addressable. Assume 2<sup>nd</sup> operand is the destination.
  - i) ADD 25(R2), R1
  - ii) LOAD (R2), R1
  - iii) MUL -(R1), R2
  - B. "Hardwired control unit is faster compared to microprogrammed control unit" Justify the statement. Explain the working principle of microprogrammed control unit design with proper block diagram.

## I1: ADD 25(R2), R1

#### Ans:

- 1. PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select 4, Add, Z<sub>in</sub>
- 2. Z<sub>out</sub>, PC<sub>in.</sub> Y<sub>in</sub>, WMFC
- 3.MDR<sub>out</sub>, IR<sub>in</sub>
- 4. Offset field of IR<sub>out</sub>, Y<sub>in</sub>
- 5. R<sub>20ut</sub>, Select Y, Add, Z<sub>in</sub>
- 6. Z<sub>out</sub>, MAR<sub>in</sub>, Read
- 7. R<sub>1out</sub>, Y<sub>in</sub>, WMFC
- 8. MDR<sub>out</sub>, Select Y, Add, Z<sub>in</sub>
- 9. Z<sub>out</sub>, R<sub>1in</sub>, end

#### I2: LOAD (R2), R1


#### Ans:

- 1. PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select 4, Add, Z<sub>in</sub>
- 2. Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC
- 3. MDR<sub>out</sub>, IR<sub>in</sub>
- 4. R<sub>2out</sub>, MAR<sub>in</sub>, Read
- 5. WMFC
- 6. MDR<sub>out</sub>, R<sub>1in</sub>

#### I3: MUL -(R1), R2

## Ans:

- 1. PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select 4, Add, Z<sub>in</sub>
- 2. Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, WMFC
- 3. MDR<sub>out</sub>, IR<sub>in</sub>
- 4. R<sub>1out</sub>, Select 4, SUB, Z<sub>in</sub>
- 5. Z<sub>out</sub>, R<sub>1in</sub>, MAR<sub>in</sub>, Read
- 6. R<sub>2out</sub>, Y<sub>in</sub>, WMFC
- 7. MDR<sub>out</sub>, Select Y, MUL, Z<sub>in</sub>
- 8.  $Z_{out}$ ,  $R_{2in}$ , end
- $Z_{in}$ = T1+Add\*T5+ADD\*T8 + MUL\*T4+MUL\*T7



b)

In Hardwired control, the control signals are generated by hardware like combinational circuits which give faster control signals than the program to generate the same control signals.

#### **Answer:**

Refer page no.431-32 of CO Text Book by Carl Hammacher, 5th ed.

- Q A. "Hardwired control unit is faster compared to microprogrammed control unit" Justify the statement. Explain the working principle of hardwired control unit design with proper block diagram.
  - B. Write the control sequence for the following instructions in a Multiple Bus CPU Organization. Assume R3 is the destination operand. ADD 50(R1), R2, R3

A. "Hardwired control unit is faster compared to microprogrammed control unit" - Justify the statement. Explain the working principle of hardwired control unit design with proper block diagram.

#### Answer:

Refer page no.426-327 of CO Text Book by Carl Hammacher, 5th ed.

In Hardwired control, the control signals are generated by hardware like combinational circuits which give faster control signals than the program to generate the same control signals.

B. Write the control sequence for the following instructions in a Multiple Bus CPU Organization. Assume R3 is the destination operand. ADD 50(R1), R2, R3

#### Ans ::

- 1. PCout, MARin, R=B, Read, InPC
- 2. MDRin, WMFC
- 3. MDRout, R=B, IRin
- 4. Offset field of IRoutA, SelectA, R1outB, Add, MARin, Read
- 5. MDR<sub>inE</sub>, WMFC
- 6. R2outA, MDRoutB, Select A, Add, R3in, End

## **Controller of Examinations**