



Sample Question Format

KIIT Deemed to be University Online Mid Semester Examination(Spring Semester-2021)

Subject Name & Code: COA, CS 2006

Applicable to Courses:

Full Marks=20

Time:1 Hour

SECTION-A(Answer All Questions. All questions carry 2 Marks)

Time:20 Minutes

(5×2=10 Marks)

<u>Question No</u>	<u>Question Type(MCQ/SAT)</u>	<u>Question</u>	<u>Answer Key(if MCQ)</u>	<u>CO Mapping</u>																	
<u>Q.No:1(a)</u>		<p>An LOAD instruction is kept in memory at an address 400 and the memory address 401 occupies the address field of the instruction which is shown below. The Opcode is used to add the content of accumulator with an operand. The content of accumulator is 100 and the content of register R600 is 500. What will be the effective address of the operand and the content of accumulator after the execution of the instruction, if the addressing mode is</p> <table><tr><td>Addresses</td><td>Address field of Instructions</td><td rowspan="7">(i) Indirect (ii) Register indirect a) 700, 1000,500,900 b) 600,800,600,500 c) 700,1000,600,500 d) 600,800,500,900</td></tr><tr><td>401</td><td>600</td></tr><tr><td></td><td></td></tr><tr><td>500</td><td>800</td></tr><tr><td></td><td></td></tr><tr><td>600</td><td>700</td></tr><tr><td></td><td></td></tr><tr><td>700</td><td>900</td></tr></table>	Addresses	Address field of Instructions	(i) Indirect (ii) Register indirect a) 700, 1000,500,900 b) 600,800,600,500 c) 700,1000,600,500 d) 600,800,500,900	401	600			500	800			600	700			700	900	a	CO1
Addresses	Address field of Instructions	(i) Indirect (ii) Register indirect a) 700, 1000,500,900 b) 600,800,600,500 c) 700,1000,600,500 d) 600,800,500,900																			
401	600																				
500	800																				
600	700																				
700	900																				
		<p>How many memory references are required for the execution of the following code, where LOCX LOCY denote memory locations.</p> <p>MOV (LOCX), R1 ADD R1, (LOCY) INCR LOCY</p> <p>a) 7</p>	d	CO1																	

		b) 9 c) 10 d) 11																						
		Consider the code given below. What will be the offset for the instruction BGTZ to branch to the location labeled LOOP? All the instructions are 4 bytes in length. <table><tr><td>1000</td><td>MOV #10,R1</td></tr><tr><td></td><td>MOV #LOCA,R2</td></tr><tr><td></td><td>CLEAR R3</td></tr><tr><td>LOOP</td><td>ADD (R2)+, R3</td></tr><tr><td></td><td>DEC R1</td></tr><tr><td></td><td>BGTZ ?</td></tr></table> a) -8 b) -12 c) 8 d)12	1000	MOV #10,R1		MOV #LOCA,R2		CLEAR R3	LOOP	ADD (R2)+, R3		DEC R1		BGTZ ?	b	CO1								
1000	MOV #10,R1																							
	MOV #LOCA,R2																							
	CLEAR R3																							
LOOP	ADD (R2)+, R3																							
	DEC R1																							
	BGTZ ?																							
		Consider the below given memory map. <table><tr><td>Content</td><td></td></tr><tr><td>40</td><td></td></tr><tr><td></td><td></td></tr><tr><td>50</td><td></td></tr><tr><td></td><td></td></tr><tr><td>60</td><td></td></tr><tr><td></td><td></td></tr><tr><td>70</td><td></td></tr><tr><td></td><td></td></tr><tr><td>80</td><td></td></tr></table> Which of the following instruction will load 60 in the accumulator a) LOAD #40 b) LOAD 60 c) LOAD (20) d)LOAD (40)	Content		40				50				60				70				80		C	CO1
Content																								
40																								
50																								
60																								
70																								
80																								
Q.No:1(b)		What is the assembly language program to derive the expression $X = T+O/(W * E) - R$ in a stack based computer with zero address instructions. A. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X B. PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X C. PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X	A	CO1																				
		What is the assembly language program to	B	CO1																				

		<p>derive the expression $X = T + (O/W) * E - R$ in a stack based computer with zero address instructions.</p> <p>A. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X</p> <p>B. PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X</p> <p>C. PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X</p> <p>D. PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X</p>		
		<p>What is the assembly language program to derive the expression $X = T - O + W * (E - R)$ in a stack based computer with zero address instructions.</p> <p>A. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X</p> <p>B. PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X</p> <p>C. PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X</p> <p>D. PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X</p>	C	CO1
		<p>What is the assembly language program to derive the expression $X = T / (O + W) - E * R$ in a stack based computer with zero address instructions.</p> <p>A. PUSH T; PUSH O; PUSH W; PUSH E; MULT; DIV; ADD; PUSH R; SUB; POP X</p> <p>B. PUSH T; PUSH O; PUSH W; DIV; PUSH E; MULT; ADD; PUSH R; SUB; POP X</p> <p>C. PUSH T; PUSH O; SUB; PUSH W; PUSH E; PUSH R;; SUB; MULT; ADD; POP X</p> <p>D. PUSH T; PUSH O; PUSH W; ADD; DIV; PUSH E; PUSH R; MULT; SUB; POP X</p>	D	CO1
<u>Q.No:1(c)</u>		<p>When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as _____</p> <p>A. CALL Instruction</p> <p>B. Return Instruction</p> <p>C. Branch target</p>	c	CO1

		D. Jump Target								
		___ the most suitable data structure used to store the return addresses in the case of nested subroutines. a) circular queue b) Stack c) Linear Queue d) doubly Link list	b	CO1						
		MFC is activated by which functional unit of computer. a. Central Processing Unit b. Memory c. Input Unit d. Output Unit	b	CO2						
		What is subroutine nesting? a) Having multiple subroutines in a program b) Using a linking nest statement to put many subroutines under the same name c) Having one routine call the other d) None of the mentioned	c	CO1						
Q.No:1(d)		If PC=2004 then PC will updated to ____ ? (initial value of R1=10, R2=-100) <table><tr><td>Memory Location</td><td>Instruction</td></tr><tr><td>2000</td><td>ADD R1, R2</td></tr><tr><td>2004</td><td>Branch>0 1000</td></tr></table> A. 2004 B. 2008 C. 3004 D. 3008	Memory Location	Instruction	2000	ADD R1, R2	2004	Branch>0 1000	B	CO2
Memory Location	Instruction									
2000	ADD R1, R2									
2004	Branch>0 1000									
		If PC=2048, in 2048 memory location “JUMP 1000” presents then PC will updated to ____ ? A. 2048 B. 2052 C. 3048 D. 3052	D	CO2						
		If PC=2004 then PC will updated to ____ ? (initial value of R1=10, R2=100) <table><tr><td>Memory Location</td><td>Instruction</td></tr><tr><td>2000</td><td>ADD R1, R2</td></tr><tr><td>2004</td><td>BNZ 1000</td></tr></table> A. 2004 B. 2008 C. 3004 D. 3008	Memory Location	Instruction	2000	ADD R1, R2	2004	BNZ 1000	D	CO2
Memory Location	Instruction									
2000	ADD R1, R2									
2004	BNZ 1000									
		If PC=2004 then PC will updated to ____ ?	B	CO2						

		(initial value of R1=10, R2=100) Memory Instruction Location 2000 ADD R1, R2 2004 BZ 1000 A. 2004 B. 2008 C. 3004 D. 3008		
<u>Q.No:1(e)</u>		Three-bus organization of the datapath inside of a processor, CONSTANT 4 at ALU input is useful ----- -----. A. to increment other addresses like memory addresses in LOADMULTIPLE & STOREMULTIPLE type instructions. B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory. C. for Branching D. None of the Above	A	CO2
		The CONSTANT 4 at input A of the ALU is useful ----- -----, in a Three-bus organization of the datapath inside of a processor. A. for Branching B. to add 4 to the contents of PC for updating its location to point to the next instruction in the given sequence in memory. C. to increment other addresses like memory addresses in LOADMULTIPLE & STOREMULTIPLE type instructions. D. None of the Above	C	CO2
		In Three-bus organization of the datapath inside of a processor, Which one of the following is the correct Sequence of Control Steps for Fetching an instruction from memory? A. 1. PCout, R=B, MAR in, Read 2. IncPC, WMFC 3. MDRoutB, R=B, IRin B. 1. PCout, R=B, MAR in, 2. IncPC, Read, WMFC 3. MDRoutB, R=B, IRin C. 1. PCout, R=B, MAR in, IncPC 2. Read, WMFC 3. MDRoutB, R=B, IRin D. None of the above	A	CO2

<pre> MOV 100(R1), R2 2 ADD R2, 6000 3 ADD (R1)+, R2 2 MOV R2, (5000) 3 </pre> <p>2.b. Write the assembly language code the following pseudo code using the addressing modes known to you/ applicable for the given situation. Here p is a pointer to an integer.</p> <pre> p=1000; *p=10; p++; d=*p + 20; </pre> <p>Answer:</p> <pre> MOVE #1000, R0 MOVE R0,P MOVE #10, R1 MOVE R1, (P) INC P MOV #20, R2 ADD (P), R2 MOVE R2, D </pre>		
<p>3.a) Register R5 is used in a program to point to the top of a stack. Assume that the stack address space ranges from 2000 to 1500 and each stack word consumes 4 bytes and machine is byte addressable. Write a sequence of instructions using the Index, Autoincrement, and Autodecrement addressing modes to perform each of the following tasks:</p> <p>i) Pop the top two items off the stack, add them, and then push the result onto the stack. ii) Copy the fifth item from the top into register R3. iii) Remove the top ten items from the stack.</p> <p>Answer:</p> <p>Here, register R5 is used as the stack pointer (SP).</p> <p>a) Pop the top two items off the stack, add them, and then push the result onto the stack.</p> <pre> Move (R5)+, R0 Add (R5)+, R0 Move R0, -(R5) </pre> <p>b) Copy the fifth item from the top into register R3.</p> <pre> Move 16(R5), R3 </pre> <p>c) Remove the top ten items from the stack.</p>		CO1

<p>Add #40, R5</p> <p>3.b)</p> <pre> 2000 INST1 //SUB1 2004 INST 2 6000 INST N1 8000 INST M1 2008 CALL SUB1 6004 INST N2 8004 INST M2 2012 INST3 6008 CALL SUB2 8008 INST M3 2016 INST4 6012 INST N3 8012 RET 6016 INST N4 8016 6020 RET </pre> <p>Initially the stack pointer SP contains 4000 and keeping a value NULL in the stack. What are the content of PC, SP, and the top of the stack?</p> <p>i) After the subroutine call instruction is executed in the main program?</p> <p>ii) After the subroutine call instruction is executed in the subroutine SUB1?</p> <p>iii) After the return from SUB2 subroutine?</p> <p>ANS :</p> <p>(I) PC = 6000 ,SP =3996 STACK[SP] = 2012</p> <p>(ii) PC =8000 SP =3992 Stack[SP] = 6012</p>		
<p>4. a. What is Von Neumman Concept? Discuss the Basic Operational Concept of a Computer and explain how it executes a instruction by taking an example of any assembly language instruction.</p> <p>5. b. Discuss the factors that affect the performance of the computer. If a 8GHz computer takes 7 clock cycles for ALU instructions, 11 clock cycles for branch instructions and 6 clock cycles for data transfer instructions. Then Find the total time taken by the computer to execute the program that consists of 10 ALU instructions, 5 branch instructions and 5 data transfer instructions.</p> <p>The factors that affect the performance of the computer are as follows:</p> <p>i) Clock cycle time/clock period (R) – It is just the length of a cycle.</p> <p>ii) CPI (S) - It is is the average number of clock cycles per instruction, for a particular machine and program.</p> <p>iii) Number of instructions in a program (N) – It is the dynamic instruction count that is how many instructions are actually executed when the program runs, not the static instruction count that is how many lines of code are in a program.</p>		CO1

<p>Number instructions=$10+5+5=20=N$</p> <p>Total cycles=$7*10+11*5+6*5=70+55+30=155$</p> <p>$S=CPI=155/20$</p> <p>$R=8\text{Ghz}$</p> <p>$T=NS/R=(20*(155/20))/8 \times 10^9=19.375 \times 10^{-9}\text{Sec}=19.375$ nano-sec</p>		
<p>5.a. Draw the schematic diagram of the architecture of a single bus CPU. Write the sequence of control steps for the following branch instructions for single bus CPU organization.</p> <p style="text-align: center;">Branch=0 loop</p> <p><u>Control steps:</u></p> <ol style="list-style-type: none"> 1. PC out, MAR in, Read, Select 4, Add, Z in 2. Z out, PC in, Y in, WMFC 3. MDR out, IR in 4. Offset-field-IR out, Select Y, Add, Z in, IF Z=0, then End 5. Z out, PC in, End. <p>5.b. Write the sequence of control steps for the following instructions for single bus CPU organization. Assume second operand is the destination operand.</p> <p style="text-align: center;">MUL #23, (R2)</p> <ol style="list-style-type: none"> 1. PC out, MAR in, Read, Select 4, Add, Z in 2. Z out, PC in, Y in, WMFC 3. MDR out, IR in 4. R2 out, MAR in, Read 5. Offset-field-IR out, Y in, WMFC 6. MDR out, Select Y, Add, Z in 7. R2 out, MAR in 8. Z out, MDR in, Write 9. WMFC, End 		CO2
<p>6.a. Explain the 3-bus architecture inside CPU with neat diagram. Write the control signals for the following instruction.</p> <p style="text-align: center;">MUL (R1), R₅</p> <p>Explanation of 3-bus architecture [2.5]</p> <p style="text-align: center;">MUL (R1), R₂ [2.5]</p> <p>STEPS:</p> <ol style="list-style-type: none"> 1. PCout, R=B, MAR_{in}, Read, Increment PC 		CO2

<p>2. WMFC</p> <p>3. $MDR_{outB}, R=B, IR_{in}$</p> <p>4. $R_{1outB}, R=B, MAR_{in}, Read$</p> <p>5. $R_{2outA}, WMFC$</p> <p>6. $MDR_{outB}, SelectA, MUL, R_{2in}, end$</p> <p>6.b. Discuss the advantages of 3-bus architecture inside CPU over single bus organization inside CPU and write the control signal for the following instruction execution in 3-bus architecture inside CPU.</p> <p>MOVE (R1)+, R₅</p> <p>Advantage of 3-bus architecture over single bus architecture: [2]</p> <ul style="list-style-type: none"> ● Less control signals are required. ● At a time more than one out operation can possible on the data path . ● CPU can increase its speed. ● System performance can be improved. <p>MOVE (R1)+, R₅ [3]</p> <p>STEPS:</p> <p>1. PCout, R=B, MAR_{in}, Read, Increment PC</p> <p>2. WMFC, MDR_{inE}</p> <p>3. MDR_{outB}, R=B, IR_{in}</p> <p>4. R_{1outB}, R=B, MAR_{in}, Read, MDR_{inE}</p> <p>5. Select4, ADD, R_{1in}, WMFC</p> <p>6. MDR_{outB}, R=B, R_{5in}, END</p>		
--	--	--