# CprE 3810, Computer Organization and Assembly Level Programming

## **Team Contract – Project Part 1**

Project Teams Grou	ıp:B3	
Team Members:	_Drew Swanson	
	_Anthon Worsham	

Discuss the following aspects of teamwork with your team – make sure to get input from each member. Write down your team's consensus for each of the bolded headings. Italicized text contains instructions and examples and should be deleted once you've read it. Please see the example contract for rough length expectations.

**Course Goals:** List and acknowledge the goals of your individual team members. Examples may include:

- learn everything about computer architecture
- know enough to understand security risks posed by hardware primitives
- *get an A/B/C/Pass in the course*
- *minimize the number of lost points*
- prepare myself for a career in hardware design
- prepare myself to be able to do research involving FPGAs
- be able to explain the workings of a stored-program computer from gates to C

#### Team Goals:

- Complete the projects
- Worse case get a C, shoot for B+
- Know security risks for cybersecurity
- Be sufficient in VHDL
- Know inner workings of computer processor

### **Team Expectations:**

- Conduct: What are the expectations for personal conduct of group members?
- **Communication:** What is the best mode of communication for the group? How often should communication occur? How fast should a response be expected?
- Group conventions: Naming conventions? Compilation and simulation methodology? Testbench strategies? Do file usage? Version control strategies? Commenting standards?
- Meetings: Given the significant portion of the course that the lab covers, it is expected that your team will spend more time working on the labs than in your

scheduled lab sections. How will your group expect to handle this? Please include at least two additional times outside of lab that your team can meet (preferably in-person). Examples of other issues to consider include:

- *O* Work together in-person outside of lab sections?
- O Work together online outside of lab sections?
- *o* Work separately on responsibilities?
- **Peer Evaluation Criteria:** Please create a brief criteria for how effort and contribution are defined. Note that teams with **vastly** divergent scores may require a meeting with course instructor and result in different grades for different group members. Teams with reasonably equitable scores will receive the same grade.

#### Team Expectations:

- Only crash out at ourselves and our code, never partner Communicate clearly and often
All variables should continue with same conventions
USE COMMENTS
Simple testbenches
Meet Friday at 10, Tuesday at 11, weekends work
Effort is trying our best
Be completed with the project by the due date

**Role Responsibilities:** Complete the following planning table. Each lab part should be the responsibility of one team member. Also make sure that no one team member is the lead on both the design and test aspects of a single lab part. These guidelines aid in all students having a complete view of the lab. Plan for an anticipated deadline (read the lab manual and ask your TAs for assistance in setting up a good timeline). Note that the non-lead is encouraged to participate and support the lead wherever possible, increasing both the quality of the lab part and each team member's knowledge.

Lab Part	Estimated	Design		Test	
Lav Part	Time	Lead	Deadline	Lead	Deadline
High-level design	1 hr	Drew	2 weeks	Anthon	2 weeks
Test programs	4 hr	Anthon	4 weeks	Drew	4 weeks
Control logic	2 hr	Drew	1 weeks	Anthon	1 weeks
Fetch logic	3 hr	Anthon	1 week	Drew	1 week
Barrel shifter	2 hr	Drew	3 weeks	Anthon	3 weeks
ALU integration + Misc updates	2 hr	Anthon	3 weeks	Drew	3 weeks
High-level integration	4 hr	Both	End	Both	End
Synthesis (human effort)	1.5 hr	Anthon	End	Drew	End

Estimated Time is given as a **very rough** guide for even distribution of tasks assuming you've already read through the lab document and have the prerequisite knowledge. Depending on your group's skill and prerequisite knowledge, some tasks may take disproportionately long or short. For your future planning, track this – for future prelabs

you will be asked to note why past tasks took longer than expected and how you might avoid such issues in the future.

**Integrity of Work:** *Do not delete the following.* We agree that the work we provide to other team members and ultimately submit for a grade is a direct result of our own work as described in the course syllabus. Specifically, we will generate all VHDL code ourselves and not copy VHDL code from online sources, other groups, book companion material, or past student projects to which anyone outside of my team has contributed.

Student Signature _Drew Swanson_	Date10/1/25
Student Signature(anthon) Anth	hon Worsham <b>Date</b> 10/1/25
Student Signature	Date