

CprE 3810: Computer Organization and Assembly-Level Programming

Project Part 1 Report

Team Members: _____ Drew Swanson _____
_____ Anthon Worsham _____

Project Teams Group #: _____ B3 _____

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[Part 2 (d)] Include your final RISC-V processor schematic in your lab report.

[Part 3.1.a.] Create a spreadsheet detailing the list of M instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the N control signals needed by your datapath implementation. The end result should be an $N \times M$ table where each row corresponds to the output of the control logic module for a given instruction.

[Part 3.1.(b)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a).

[Part 3.2. (a)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

Some control flow possibilities are:

- Sequential (R/I/loads/stores/LUI/AUIPC)

$PC = PC + 4$

- Conditional Branch


$PC = PC + B-imm$. This compares two registers and branches based on the comparative

- Unconditional Branch

$PC = PC + J-imm$. This jumps to a value specified, does not have to compare any values to jump.

[Part 3.2. (b)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?

Fetch Logic



We had to add `ALU_Or_Imm_Jump` to facilitate jumping to an address specified by an immediate, or if changing the PC relies on the ALU's output. We added `Flag_Mux` to pick between any of the four different flags generated by the ALU: neg, ovf (even though it's never used in RISC-V), carry and zero. We added `Flag_Or_Nflag` for some branch statements that rely on the negation of a flag for function. Finally, we added `Jump_With_Register` for the sole purpose of `jalr`, so that it can properly distinguish what address to jump to from a register.

[Part 3.2.(c)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.

[Part 3.3.1.(a)] Describe the difference between logical (`srl`) and arithmetic (`sra`) shifts. Why does RISC-V not have a `sla` instruction?

The difference between these two is that srl fills the leftmost bits with zero when shifting, while sra fills the leftmost bits with the sign bit, thus keeping the original sign of the value. There is no sla because the leftmost bits are lost anyways, and the rightmost bits are filled with zeros anyways as well.

[Part 3.3.1.(b)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

Our vhd module implements the shifter by utilizing a five stage shifting network controlled by five bits of the shift_amount input. It precomputes what the data would look like if it were shifted by that amount, and a mux either passes the data through or applies the shift depending on the corresponding bit in shift_amount. This can do any shift from 0 to 31 bits and can do both arithmetic (fill with sign bit) and logical (fill with zeros)

[Part 3.3.1.(c)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

We would mirror the bit movement, but instead of moving bits right they would move toward the most significant end.

[Part 3.3.1.(d)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.

[Part 3.3.2.(a)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

The shared bus + final mux keeps the critical path short and predictable, The small pre-mux lets us encode control compactly which simplifies the controller, and the component blocks are easy to unit test. It is fixed at 32 bits because riscv only handles 32 bit words, so using an N bit is unneeded. Zero is computed with a vector compare. The barrel shifter is external to the ALU.

[Part 3.3.2.(b)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.

[Part 3.3.3] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: How is Zero calculated? How is sllt implemented?

[Part 3.3.5] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.

[Part 3.3.8] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

[Part 4] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 4.a] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1_base_test.s.

[Part 4.b] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1_cf_test.s.

[Part 4.c] Create and test an application that sorts an array with N elements using the MergeSort algorithm ([link](#)). Name this file Proj1_mergesort.s.

[Part 5] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?