CS 61C:

Great Ideas in Computer Architecture RISC-V Instruction Formats


Instructors:


Krste Asanović and Randy H. Katz

http://inst.eecs.Berkeley.edu/~cs61c/fa17

Levels of Representation/Interpretation

High Level Language Program (e.g., C) Compiler Assembly Language Program (e.g., RISC-V) Assembler Machine Language Program (RISC-V) Machine *Interpretation* **Hardware Architecture Description** (e.g., block diagrams) Architecture *Implementation* **Logic Circuit Description** (Circuit Schematic Diagrams)





Big Idea: Stored-Program Computer

First Draft of a Report on the EDVAC
by
John von Neumann
Contract No. W-670-ORD-4926
Between the
United States Army Ordnance Department and the
University of Pennsylvania
Moore School of Electrical Engineering
University of Pennsylvania

June 30, 1945

- Instructions are represented as bit patterns can think of these as numbers
- Therefore, entire programs can be stored in memory to be read or written just like data
- Can reprogram quickly (seconds), don't have to rewire computer (days)
- Known as the "von Neumann" computers after widely distributed tech report on EDVAC project
 - Wrote-up discussions of Eckert and Mauchly
 - Anticipated earlier by Turing and Zuse

EDSAC (Cambridge, 1949) First General Stored-Program Computer



Consequence #1: Everything Has a Memory Address

- Since all instructions and data are stored in memory, everything has a memory address: instructions, data words
 - Both branches and jumps use these
- C pointers are just memory addresses: they can point to anything in memory
 - Unconstrained use of addresses can lead to nasty bugs; avoiding errors up to you in C; limited in Java by language design
- One register keeps address of instruction being executed: "Program Counter" (PC)
 - Basically a pointer to memory
 - Intel calls it Instruction Pointer (a better name)

Consequence #2: Binary Compatibility

- Programs are distributed in binary form
 - Programs bound to specific instruction set
 - Different version for phones and PCs
- New machines want to run old programs ("binaries") as well as programs compiled to new instructions
- Leads to "backward-compatible" instruction set evolving over time
- Selection of Intel 8088 in 1981 for 1st IBM PC is major reason latest PCs still use 80x86 instruction set; could still run program from 1981 PC today

Instructions as Numbers (1/2)

- Most data we work with is in words (32-bit chunks):
 - Each register is a word
 - lw and sw both access memory one word at a time
- So how do we represent instructions?
 - Remember: Computer only understands 1s and 0s, so assembler string "add x10, x11, x0" is meaningless to hardware
 - RISC-V seeks simplicity: since data is in words, make instructions be fixed-size 32-bit words also
 - Same 32-bit instructions used for RV32, RV64, RV128


Instructions as Numbers (2/2)

- One word is 32 bits, so divide instruction word into "fields"
- Each field tells processor something about instruction
- We could define different fields for each instruction, but RISC-V seeks simplicity, so define six basic types of instruction formats:
 - R-format for register-register arithmetic operations
 - I-format for register-immediate arithmetic operations and loads
 - S-format for stores
 - B-format for branches (minor variant of S-format, called SB before)
 - U-format for 20-bit upper immediate instructions
 - J-format for jumps (minor variant of U-format, called UJ before)

Summary of RISC-V Instruction Formats


31	30 25	24 21	20		19	15	14	12	11	8	7	6	0	
fı	nct7	rs	2		rs1		funct	3		rd		op	code	R-type
6 <u></u>														
	$\operatorname{imm}[1$	1:0]			rs1		funct3	3		rd		op	code	I-type
			* 1 3				***				4.1.9%			. 250.000
imr	m[11:5]	rs	2		rs1		funct3	3		$\operatorname{imm}[4]$	4:0]	op	code	S-type
·														
imm[12]	[imm[10:5]]	rs	2		rs1		funct3	3	imn	n[4:1]	imm[11]	op	code	B-type
		$_{ m imm}[3$	1:12]							$^{\mathrm{rd}}$		op	code	U-type
$\mathrm{imm}[20]$	imm[1]	0:1]	imm[1	[1]	imn	a[19]	9:12]			rd		op	code	J-type

R-Format Instruction Layout




- 32-bit instruction word divided into six fields of varying numbers of bits each: 7+5+5+3+5+7 = 32
- Examples
 - opcode is a 7-bit field that lives in bits 6-0 of the instruction
 - rs2 is a 5-bit field that lives in bits 24-20 of the instruction

R-Format Instructions opcode/funct fields



- opcode: partially specifies what instruction it is
 - Note: This field is equal to 0110011_{two} for all R-Format registerregister arithmetic instructions
- funct7+funct3: combined with opcode, these two fields describe what operation to perform
- Question: Why aren't opcode and funct7 and funct3 a single 17-bit field?
 - We'll answer this later

R-Format Instructions register specifiers



- <u>rs1</u> (Source Register #1): specifies register containing first operand
- <u>rs2</u>: specifies second register operand
- <u>rd</u> (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (x0-x31)

R-Format Example

RISC-V Assembly Instruction:
 add x18,x19,x10

31	25 24	20 19 15	5 14 12	$2 11 \qquad 7$	6 0
funct7	rs2	rs1	funct3	rd	opcode
7	5	5	3	5	7
000000	01010	10011	000	10010	T 0110011
	01010	10011	000	10010	0110011

All RV32 R-format instructions


1					1	4
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
			1 ,	1	1	1

Different encoding in funct7 + funct3 selects different operations

I-Format Instructions

- What about instructions with immediates?
 - 5-bit field only represents numbers up to the value 31: immediates may be much larger than this
 - Ideally, RISC-V would have only one instruction format (for simplicity): unfortunately, we need to compromise
- Define new instruction format that is mostly consistent with R-format
 - Notice if instruction has immediate, then uses at most 2 registers (one source, one destination)

I-Format Instruction Layout



- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining fields (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range [-2048_{ten}, +2047_{ten}]
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- We'll later see how to handle immediates > 12 bits

I-Format Example

RISC-V Assembly Instruction:

addi x15,x1,-50

31	20 19	15 14	12		7 6 0	
imm[11:0]		rs1	funct3	rd	opcode	
12		5	3	5	7	

111111001110	00001	000	01111	0010011	
imm=-50	rs1=1	ADD	rd=15	OP-Imm	

All RV32 I-format Arithmetic Instructions

imm[11	:0]	rs1	000	rd	0010011	ADDI
imm[11	imm[11:0]			rd	0010011	SLTI
imm[11	:0]	rs1	011	rd	0010011	SLTIU
imm[11	:0]	rs1	100	rd	0010011	XORI
imm[11	:0]	rs1	110	rd	0010011	ORI
imm[11	:0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
(1) 00000	shamt_	rs1	101	rd	0010011	brack SRAI
<u></u>	1			_		·

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

Administrivia

- HW0 Grades were released
 - If you have an issue with them, please fill out this form by tonight: https://goo.gl/forms/QH44Iw746pcCxOyH2
- HW1 Part 1 Due next Monday, Part 2 Due Friday Sept 22
 - Homework-oriented office hours next Monday (check the website)
 - Homework Party on next Wednesday (6:30-10pm in 293 Cory)
 - Autograded results to be released every noon starting this Friday
- Midterm #1 in 1.5 weeks: September 26!
 - Two sided 8.5" x 11" cheat sheet + RISC-V Green Card that we give you
 - DSP students: please make sure we know about your special accommodations (contact Steven Ho the head TA if you haven't yet)

Break!



Load Instructions are also I-Type

31	20 19	15	14 12	11	7 6	0
imm[11:0]	rs	1	funct3	rd	opcode	
12	5		3	5	7	
offset[11:0]	ba	se	width	dest	LOAD	

- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

I-Format Load Example

RISC-V Assembly Instruction:

lw x14, 8(x2)

31		20 19	15	14	12 1	1	7 6	0
	imm[11:0]	r	s1	funct3		rd	opcode	
-	12		5	3	•	5	7	-

00000001000	00010	010	01110	0000011	
imm=+8	rs1=2	LW	rd=14	LOAD	

All RV32 Load Instructions

					_
imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU
		0.0,0	. []		1 ~

funct3 field encodes size and signedness of load data

- LBU is "load unsigned byte"
- LH is "load halfword", which loads 16 bits (2 bytes) and sign-extends to fill destination 32-bit register
- LHU is "load unsigned halfword", which zero-extends 16 bits to fill destination 32-bit register
- There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

S-Format Used for Stores

31	25	24 20	19	15 14	12	11 7	7 6	0
imm[11:5]]	rs2	rs1	func	ct3	$\mathrm{imm}[4:0]$	opcode	
7		5	5	3		5	7	
offset[11:5]	5]	src	base	widt	th	offset[4:0]	STORE	

- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as need immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, no rd!
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
 - register names more critical than immediate bits in hardware design

S-Format Example

RISC-V Assembly Instruction:

sw x14, 8(x2)

31	25 24	20 19	15 14 12	11 7	6 0
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7	5	5	3	5	7
offset[11:5]	src	base	width	offset[4:0]	STORE
0000000	01110	00010	010	01000	0100011
offset[11:5]	rs2=14	rs1=2	SW	offset[4:0] STORE
=0 _				=8	
		2000 01	000	mbined 12-bit	offcot - 9
9/14/17		0000 01	.000 coi	mbinea 12-bit	onset = 8

All RV32 Store Instructions

	-	I ·	I .			_
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
	-					7

RISC-V Conditional Branches

- E.g., **BEQ** x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

Branching Instruction Usage

- Branches typically used for loops (if-else, while, for)
 - Loops are generally small (< 50 instructions)
 - Function calls and unconditional jumps handled with jump instructions (J-Format)
- Recall: Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

PC-Relative Addressing

- PC-Relative Addressing: Use the immediate field as a two's-complement offset to PC
 - Branches generally change the PC by a small amount
 - Can specify $\pm 2^{11}$ addresses from the PC
- Why not use byte address offset from PC?

Scaling Branch Offset

- One idea: To improve the reach of a single branch instruction, multiply the offset by four bytes before adding to PC
- This would allow one branch instruction to reach ± 2¹¹
 × 32-bit instructions either side of PC
 - Four times greater reach than using byte offset

Branch Calculation

If we don't take the branch:

```
PC = PC + 4 (i.e., next instruction)
```

• If we do take the branch:

```
PC = PC + immediate*4
```


Observations:

 immediate is number of instructions to jump (remember, specifies words) either forward (+) or backwards (-)

RISC-V Feature, n×16-bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- Reduces branch reach by half and means that ½ of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- RISC-V conditional branches can only reach $\pm 2^{10} \times 32$ -bit instructions either side of PC

RISC-V B-Format for Branches



- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)

Branch Example, determine offset

RISC-V Code:

```
Loop: beq x19,x10,End

add x18,x18,x10

addi x19,x19,-1

j Loop

End: # target instruction

1 Count instructions from branch 3
```

- Branch offset = 4×32-bit instructions = 16 bytes
- (Branch with offset of 0, branches to itself)


Branch Example, encode offset

RISC-V Code:

3333333	01010	10011	000	33333	1100011
imm	rs2=10	rs1=19	BEQ	imm	BRANCH

RISC-V Immediate Encoding


Instruction Encodings, inst[31:0]



Branch Example, complete encoding

x19,x10, offset = 16 bytes beq

13-bit immediate, imm[12:0], with value 16



All RISC-V Branch Instructions

- 1	•	-					1
	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	$_{ m BEQ}$
	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
	imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	$_{ m BGE}$
	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
ı		- 1			-		1

Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no
- What do we do if destination is > 2¹⁰ instructions away from branch?
 - Other instructions save us

Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no (because PC-relative offsets)
- What do we do if destination is $> 2^{10}$ instructions away from branch?
 - Other instructions save us

```
- beq x10,x0,far bne x10,x0,next \rightarrow j far next: # next instr
```

Break!



U-Format for "Upper Immediate" instructions

31	2 11	7 6 0
imm[31:12]	rd	opcode
20	5	7
U-immediate [31:12]	dest	LUI
U-immediate $[31:12]$	dest	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - LUI Load Upper Immediate
 - AUIPC Add Upper Immediate to PC

LUI to create long immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI).

```
LUI x10, 0x87654 # x10 = 0x87654000
ADDI x10, x10, 0x321# x10 = 0x87654321
```

One Corner Case

How to set 0xDEADBEEF?

```
LUI \times 10, 0 \times DEADB # \times 10 = 0 \times DEADB000
ADDI \times 10, \times 10, 0 \times EEF\# \times 10 = 0 \times DEADAEEF
```

ADDI 12-bit immediate is always sign-extended, if top bit is set, will subtract -1 from upper 20 bits

Solution

How to set 0xDEADBEEF?

```
LUI \times 10, 0 \times DEADC # \times 10 = 0 \times DEADC000
ADDI \times 10, \times 10, 0 \times EEF # \times 10 = 0 \times DEADBEEF
```

Pre-increment value placed in upper 20 bits, if sign bit will be set on immediate in lower 12 bits.


Assembler pseudo-op handles all of this:

li x10, 0xDEADBEEF # Creates two instructions

AUIPC

- Adds upper immediate value to PC and places result in destination register
- Used for PC-relative addressing
- Label: AUIPC x10, 0 # Puts address of label in x10

J-Format for Jump Instructions



- JAL saves PC+4 in register rd (the return address)
 - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

Uses of JAL

```
# j pseudo-instruction
j Label = jal x0, Label # Discard return address
# Call function within 2<sup>18</sup> instructions of PC
jal ra, FuncName
```

JALR Instruction (I-Format)

31	20 19	15	14 12	11 7	6	0
imm[11:0]	rs1		funct3	rd	opcode	
12	5		3	5	7	
offset[11:0]	base		0	dest	JALR	

- JALR rd, rs, immediate
 - Writes PC+4 to rd (return address)
 - Sets PC = rs + immediate
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes

Uses of JALR

```
# ret and jr psuedo-instructions
ret = jr ra = jalr x0, ra, 0
# Call function at any 32-bit absolute address
lui x1, <hi20bits>
jalr ra, x1, <lo12bits>
# Jump PC-relative with 32-bit offset
auipc x1, <hi20bits>
jalr x0, x1, <lo12bits>
```

Summary of RISC-V Instruction Formats

31 30 25	24 21	20	19	15	14	12	11 8	3	7	6	0
funct7	rs	2	rs1		funct	3	1	rd		opcod	e R-type
imm[1	1:0]		rs1		funct3	3]	rd		opcod	e I-type
			2								
imm[11:5]	rs	2	rs1		funct3	3	imn	n[4:0]		opcod	e S-type
						200		7			
$[imm[12] \mid imm[10:5]$	rs	2	rs1		funct3	3	imm[4:1]	imn	n[11]	opcod	e B-type
		d100000000									
	$\mathrm{imm}[3$	1:12]					1	rd		opcod	e U-type
			8			100					
[imm[20]] $[imm[1]$	0:1]	imm[11]	imr	n[1]	9:12]			rd		opcod	e J-type

Complete RV32I ISA

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
im	m[20 10:1 11 1	9:12]		rd	1101111	$_{ m JAL}$
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:		rs1	000	rd	0000011	LB
imm[11:	0]	rs1	001	rd	0000011	LH
	imm[11:0]			rd	0000011	LW
imm[11:	rs1	100	rd	0000011	LBU	
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:		rs1	000	rd	0010011	ADDI
imm[11:	0]	rs1	010	rd	0010011	SLTI
imm[11:	rs1	011	rd	rd 0010011		
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:		rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
000000	• .	1	001	1	0010011	1 0111

0000000		8	shamt	rs1	001	$^{\mathrm{rd}}$	0010011	SLLI
0000000	0000000 shamt		rs1	101	$^{\mathrm{rd}}$	0010011	SRLI	
0100000	0100000 shamt		rs1	101	$^{\mathrm{rd}}$	0010011	SRAI	
0000000	0		rs2	rs1	000	rd	0110011	ADD
0100000	0		rs2	rs1	000	rd	0110011	SUB
0000000	0		rs2	rs1	001	rd	0110011	SLL
0000000	0		rs2	rs1	010	rd	0110011	SLT
0000000	0		rs2	rs1	011	rd	0110011	SLTU
0000000	0		rs2	rs1	100	rd	0110011	XOR
0000000	0		rs2	rs1	101	rd	0110011	SRL
0100000	0		rs2	rs1	101	rd	0110011	SRA
0000000		rs2		rs1	110	$^{\mathrm{rd}}$	0110011	OR
0000000			rs2	rs1	111	$^{\mathrm{rd}}$	0110011	AND
0000	pre	d	succ	00000	000	00000	0001111	FENCE
0000	000	0	0000	00000	001	00000	0001111	FENCE.I
000	000000	000		00000	000	00000	1110011	ECALL
00000000001			00000	000	00000	1110011	EBREAK	
csr			rs1	001	rd	1110011	CSRRW	
csr Vot			Ins1	010	rd	1110011	CSRRS	
	csr			rs1	011	rd	1110011	CSRRC
	csr			zimm	101	rd	1110011	CSRRWI
csr				zimm	110	rd	1110011	CSRRSI
	csr			zimm	111	rd	1110011	CSRRCI
					,			