## Crimson UDP API UDP Transaction (CSV) Sequence Number Transmit Property [Data] Operation Sequence Number Receive Status [Data] Poll Update Function **Property Path** Permissons Enable the DAC mixer. (1) Enable (0) Disable DAC clock frequency (Mhz) Power amplification protection circuit (1) Enable, (0) Disable MIXER RW NCO ΡΔΡ RW INTERF DAC RW DAC interpolation (factor) 0-15 N Temperature of the DAC IC (Celcius) TEMP RO IQERR\_GAIN IQERR\_PHASE RW N IQ error gain adjust IQ error phase adjust Tune the RF chain to desired frequency (Khz) RF band that was chosen after tuning (1) High, (0) Low \/Δ1 RW N BAND RO RF RW Bypass the LNA (1) Bypass, (0) LNA FREO I\_BIAS Q\_BIAS VAL RW N Adjust I-bias RW Adjust Q-bias Set RF chain gain (dB) Status of the board (string) GAIN RW N STATUS RO DUMP Dump all of the registers of the device into /tmp/dump.txt WO **BOARD** TEST WO N Execute test vectors for the IC's TEMP RC Temperature of the RF board (Celcius) TX LED WO Number of times to toggle the LED FREQ Tune the DSP chain to desired frequency (Khz) RW N RW Set DSP chain gain (dB) GAIN RATE RO N Effective sample rate after interpolation (SPS) DSP Mixing frequency adjust (Hz) IQ error gain adjust NCO ADI RW IQERR\_GAIN RW IQERR\_PHASE RW N IQ error phase adjust WO Request a reset to the DSP chain **RSTREQ** ID RW N ID of the TX board SERIAL Serial Number of the TX Board RO N FW Version on the TX DSP chain ABOUT FW\_VER RO HW version of the TX Board SW version of the TX Board HW\_VER RO N RC SW VER ENABLE RW N Enable streaming (1), (0) to disable VITA EN RW N Enable VITA headers LINK RW sfpa / sfpb / management PORT RW N UDP port to transmit to PWR Power of the DSP and RF chain (1) on, (0) off, Power On resets all settings RW N Set the corner frequency of the VGA (Mhz) Bypass the low pass filter on the VGA (1) bypass, (0) no bypass FREQ BYPASS RW N GAIN1 RW Set gain stage 1 (dB) Set gain stage 2 (dB) Set gain stage 3 (dB) GAIN2 RW N VGA GAIN3 RW N PGAIN RW Set post amp gain (dB) Set attenuation stage 1 (dB) Set attenuation stage 2 (dB) ΔTTFN1 RW N ATTEN2 RW ATTEN3 RW Set attenuation stage 3 (dB) RF VAL RW Ν Tune the RF chain to desired frequency (Khz) RF band that was chosen after tuning (1) High, (0) Low BAND RO FREO Bypass the LNA (1) Bypass, (0) LNA Adjust IQ phase (clk cycles) LNA RW N VARAC RW GAIN Set RF chain gain (dB) STATUS Status of the board (string) RO Dump all of the registers of the device into /tmp/dump.txt DUMP WO N BOARD TEST WO N Execute test vectors for the IC's TEMP RO Temperature of the RF board (Celcius) WO Number of times to toggle the LED RX FREQ RW N Tune the DSP chain to desired frequency (Khz) Set DSP chain gain (dB) GAIN RW Ν RATE RO Effective sample rate after interpolation (SPS) DSP NCO ADI RW N Mixing frequency adjust (Hz) IQERR\_GAIN RW IQ error gain adjust IQERR\_PHASE IQ error phase adjust Request a reset to the DSP chain RW N RSTREQ WO N RW ID of the RX board Serial Number of the RX Board FW Version on the RX DSP chain SERIAL RO N ABOUT RO FW VER HW\_VER RO N HW version of the RX Board SW VFR RO SW version of the RX Board RW Enable streaming (1), (0) to disable VITA EN RW N Enable VITA headers sfpa / sfpb / management IFACE RW LINK PORT RW N UDP port to transmit to IP\_DEST MAC\_DEST RW IP address to transmit to MAC address to transmit to PWR Power of the DSP and RF chain (1) on, (0) off, Power On resets all settings RW N RW N Pulse per second, used for clock syncing CLK CUR\_TIME Current time of Crimson VCO clock source (internal/external) Sync clock source (internal/external) VCO RW N RW SOURCE SYNC REF RW N Ref clock source (internal/external) STATUS RO Status of the board (string) DUMP Dump all of the registers of the device into /tmp/dump.txt WO Execute test vectors for the IC's Temperature of the RF board (Celcius) TIME BOARD TEST WC N TEMP RO LED WO N Number of times to toggle the LED RW N ID of the TIME board Serial Number of the TIME SERIAL ABOUT FW\_VER RΩ FW Version on the TIME DSP chain

HW version of the TIME Board

Ν

HW VER

RO

## Sheet1

1			SW VER	RO	N	SW version of the TIME Board
FPGA		STĀTUS		RO	Y	Status of the board (string)
		DUMP		WO	N	Dump all of the registers of the device into /tmp/dump.txt
	BOARD	TEST		WO	N	Execute test vectors for the IC's
		TEMP		RO	Y	Temperature of the RF board (Celcius)
		LED		WO	N	Number of times to toggle the LED
		RSTREQ		WO	N	Request a reset to the FPGA
		JESD_RSTREQ		WO	N	Request a reset to the JESD link
	ABOUT	ID		RW	N	ID of the FPGA board
		SERIAL		RO	N	Serial Number of the FPGA Board
		FW_VER		RO	N	FW Version on the FPGA DSP chain
		HW_VER		RO	N	HW version of the FPGA Board
		SW_VER		RO	N	SW version of the FPGA Board
	LINK	RATE		RW	N	(10000) 10G, (1000) 1G / Management Port
		LOOPBACK		RW	N	Enable Loopback mode (1) enable
		SFPA	IP_ADDR	RW	N	IP Address of Crimson's SFPA port (255.255.255.255)/(FFFF:FFFF:FFFF)
			MAC_ADDR	RW	N	MAC Address of Crimson's SFPA port
			VER	RW	N	IP protocol version (1) IPV6 (0) IPV4
			PAY_LEN	RW	N	Payload Len (max 1472, to min 4) multiple of 4. Keep same as SFPB*
		SFPB	IP_ADDR	RW	N	IP Address of Crimson's SFPA port (255.255.255.255)/(FFFF:FFFF:FFFF)
			MAC_ADDR	RW	N	MAC Address of Crimson's SFPB port
			VER	RW	N	IP protocol version (1) IPV6 (0) IPV4
			PAY_LEN	RW	N	Payload Len (max 1472, to min 4) multiple of 4. Keep same as SFPA*