

VLSI DESIGN

PRACTICAL FILE



NAME: VIDUSHI SHARMA

COURSE: BSC. (H.) ELECTRONICS - III

SEMESTER - V

R. NO. : 1623011

INDEX:


<u>S.no.</u>	<u>Experiment</u>	<u>Signature</u>
<u>1</u>	To plot the (i) output characteristics I_{ds} - V_{ds} & (ii) transfer characteristics I_{ds} - V_{gs} of an n-channel and p-channel MOSFET.	
<u>2</u>	To design and plot the static and dynamic characteristics of a digital CMOS inverter (VTC and transient) (i) Plot the butterfly diagram of the CMOS inverter (ii) Analyse the impact of load capacitance value on the propagation delay	
<u>3</u>	To design and plot the output characteristics of a 3-stage inverter ring oscillator.	
<u>4</u>	To design and plot the dynamic characteristics of 2-input NAND, NOR, XOR and XNOR logic gates using CMOS technology.	
<u>5</u>	To design full adder using CMOS technology.	
<u>6</u>	To design 2x1 digital MUX using transmission gate logic	
<u>7</u>	To design and plot the characteristics of a 4x1 digital multiplexer using pass-transistor logic.	
<u>8</u>	To design and plot the characteristics of a positive and negative latch/master-slave edge triggered registers based on multiplexers.	

EXPERIMENT 1:


AIM : To plot the (i) output characteristics I_{ds} - V_{ds} & (ii) transfer characteristics I_{ds} - V_{gs} of an n-channel and p-channel MOSFET.

Transfer and output characteristics of NMOS and PMOS


CIRCUIT:



Output Characteristics




Transfer Characteristics




Output and transfer characteristics of NMOS:


CIRCUIT:



Output:



Transfer:



EXPERIMENT 2:

DC and Transient analysis of CMOS inverter


AIM: To design and plot the static and dynamic characteristics of a digital CMOS inverter (VTC and transient)

(i) Plot the butterfly diagram of the CMOS inverter


(ii) Analyse the impact of load capacitance value on the propagation delay

CIRCUIT:

CMOS Inverter:





DC analysis:





Transient Analysis:

.tran 0 200m 0



x = 4.21ms y = 1.789V

Effect of C_{load} on Transient analysis:




EXPERIMENT 3:

AIM: To design and plot the output characteristics of a 3 stage inverter ring oscillator.


Ring Oscillator:

CIRCUIT:



```
.model NMOS NMOS LEVEL=14  
.model PMOS PMOS LEVEL=14  
.ic V(osc)=1
```

.tran 100n




EXPERIMENT 4:

AIM: To design and plot the dynamic characteristics of 2-input NAND, NOR, XOR and XNOR logic gates using CMOS technology.

Various Logic Gate Using CMOS logic


CIRCUIT:


NAND Gate:







NOR gate:







XOR Gate:





XNOR GATE:







EXPERIMENT 5:

AIM: To design full adder using CMOS technology.

Full Adder:

CIRCUIT:




EXPERIMENT 6:

AIM: To design 2x1 digital MUX using transmission gate logic


2x1 Multiplexer:

CIRCUIT:


2x1 Using Pass Transistors :




OUTPUT:



Using Transmission gate:



OUTPUT:




EXPERIMENT 7:


AIM: To design and plot the characteristics of a 4x1 digital multiplexer using pass-transistor logic.

4x1 Using Transmission Gate :


CIRCUIT:




OUTPUT:



Using Pass transistor logic:



OUTPUT:




EXPERIMENT 8:


AIM: To design and plot the characteristics of a positive and negative latch/master-slave edge triggered registers based on multiplexers.

Positive Latch:

CIRCUIT:




OUTPUT:




Register using Master slave Config:

CIRCUIT:



OUTPUT:



For negative edge triggering:

