Project Report:

Title:

"UART Design and Communication between PC and SP601 using USB-UART Bridge"

1. Objectives of the Project:

- To design and implement UART communication between a PC and the SP601 FPGA evaluation board.
- To use a USB-UART bridge for data transmission between the devices.
- To design custom transmitter and receiver modules in Verilog.
- To validate the design through a functional testbench simulation.

2. Introduction:

Universal Asynchronous Receiver-Transmitter (UART) is a widely used serial communication protocol for data exchange between devices. Unlike synchronous communication, UART does not require a shared clock signal. Instead, it uses start and stop bits for synchronization.

In this project, we aim to establish UART communication between a PC and an SP601 evaluation board, which is based on the Xilinx Spartan-6 FPGA, using a USB-UART bridge. This design will help demonstrate how UART communication works, utilizing a USB-to-UART converter to interface between the FPGA and the PC.

3. System Components:

- SP601 Evaluation Board:
 - FPGA: Xilinx Spartan-6
 - o **UART Core:** Custom design or pre-built IP Core (e.g., Xilinx UARTLite)
- PC:
 - o Running a terminal emulator (e.g., TeraTerm, PuTTY) or a custom application for UART communication.
- USB-UART Bridge:
 - A USB-to-UART converter (e.g., FTDI FT232, Silicon Labs CP210x) to translate USB signals to UART-compatible signals.

Download the PuTTY from Here

Download the TeraTerm from Here

Download the CP210x from Here

4. Design Steps:

4.1. Hardware Connections

- Connect the PC and SP601 board using the USB-UART bridge:
 - \circ TX (PC) \leftrightarrow RX (SP601)
 - \circ RX (PC) \leftrightarrow TX (SP601)

- \circ GND \leftrightarrow GND
- Ensure that the USB-UART bridge is recognized by the PC, and the appropriate drivers (e.g., CP210x) are installed.

4.2. UART Core on FPGA

- Custom UART Design:
 - o Implement the UART protocol using Verilog/VHDL, including logic for baud rate generation, start/stop bits, and parity checks.
 - o Use an internal clock (e.g., 50 MHz or 100 MHz) and divide it to generate the desired baud rate (e.g., 9600 or 115200 bps).
- Pre-built UART IP Core (Optional):
 - o Use Xilinx's UARTLite core, configure it to match the baud rate, data bits, and parity settings of the PC, and map the IP to the FPGA pins for TX, RX, and clock.

4.3. UART Configuration

- Match the UART settings on both the PC and FPGA:
 - o **Baud Rate:** 9600 or 115200 bps
 - o Data Bits: 8
 - Stop Bits: 1
 - o Parity: None
- Set the UART clock frequency using a clock divider or a Digital Clock Manager (DCM).

5. Transmitter Module:

The transmitter module sends data from the FPGA to the PC. The module design in Verilog is as follows:

```
module tx (
  input
                reset,
  input
                txclk,
  input
                ld tx data,
  input
         [7:0] tx data,
  input
                tx enable,
  output reg
                tx out,
  output reg
                tx empty
);
  reg [7:0] tx_reg;
  reg [3:0] tx cnt;
  always @ (posedge txclk or posedge reset) begin
    if (reset) begin
                 <= 0;
      tx reg
                <= 1;
      tx empty
      tx out
                 <= 1;
                 <= 0;
      tx cnt
    end else begin
      if (ld tx data) begin
        if (tx empty) begin
```

```
<= tx data;
           tx reg
           tx empty <= 0;</pre>
         end
      end
      if (tx enable && !tx empty) begin
         tx cnt \le tx cnt + 1;
         if (tx cnt == 0) tx out <= 0; // Start bit
         if (tx cnt > 0 && tx cnt < 9) tx_out <= tx_reg[tx_cnt - 1]; //</pre>
Data bits
         if (tx cnt == 9) begin
           tx out <= 1; // Stop bit</pre>
           tx cnt <= 0;
           tx empty <= 1;</pre>
         end
      end
      if (!tx enable) tx cnt <= 0;
  end
endmodule
```

6. Receiver Module:

The receiver module receives data from the PC and processes it in the FPGA. The design is as follows:

```
module rx (
  input
                reset,
  input
                rxclk,
  input
                rx enable,
                rx in,
  input
                uld rx data,
  input
  output reg [7:0] rx_data,
  output reg
               rx empty
);
  reg [7:0] rx_reg;
  reg [3:0] rx sample cnt;
  reg [3:0] rx cnt;
             rx busy;
  reg
             rx d1, rx d2;
  reg
  always @ (posedge rxclk or posedge reset) begin
    if (reset) begin
      rx reg
                     <= 0;
                     <= 0;
      rx data
      rx sample cnt <= 0;</pre>
                     <= 0;
      rx cnt
                     <= 1;
      rx empty
      rx d1
                     <= 1;
      rx d2
                     <= 1;
                     <= 0;
      rx busy
    end else begin
      rx d1 <= rx in;
      rx d2 <= rx d1;
      if (uld rx data) begin
        rx data <= rx_reg;</pre>
        rx_empty <= 1;</pre>
      end
```

```
if (rx enable) begin
         if (!rx busy && !rx d2) begin
           rx_busy <= 1;</pre>
           rx_sample_cnt <= 1;</pre>
           rx cnt <= 0;
         end
         if (rx busy) begin
           rx sample cnt <= rx sample cnt + 1;</pre>
           if (rx sample cnt == 7) begin
             if ((rx d2 == 1) \&\& (rx cnt == 0)) begin
               rx busy <= 0;
             end else begin
               rx cnt <= rx cnt + 1;
               if (rx_cnt > 0 && rx_cnt < 9) rx_reg[rx_cnt - 1] <=
rx d2;
               if (rx cnt == 9) begin
                  rx busy <= 0;</pre>
                  rx_empty <= 0;</pre>
               end
             end
           end
         end
      end
      if (!rx enable) rx busy <= 0;
  end
endmodule
```

7. Top Module:

The top module integrates both the transmitter and receiver modules. It connects the signals between them and handles the overall communication.

```
module uart (
  input
                reset,
  input
                txclk,
  input
                ld tx data,
        [7:0] tx_data,
  input
  input
                tx enable,
                tx out,
  output
  output
                tx empty,
  input
                rxclk,
                uld_rx_data,
  input
  output [7:0] rx data,
                rx enable,
  input
  input
                rx in,
               \mathtt{rx\_empty}
  output
);
  tx tx inst (
    .reset(reset),
    .txclk(txclk),
    .ld tx data(ld tx data),
    .tx data(tx data),
    .tx enable(tx enable),
    .tx out(tx out),
    .tx empty(tx empty)
```

```
rx rx_inst (
    .reset(reset),
    .rxclk(rxclk),
    .rx_enable(rx_enable),
    .rx_in(rx_in),
    .uld_rx_data(uld_rx_data),
    .rx_data(rx_data),
    .rx_empty(rx_empty)
);
endmodule
```


8. Testbench:

The testbench validates the functionality of the UART design. It generates clock signals and tests the transmission and reception of data.

```
module uart testbench();
  reg txclk, reset, tx enable, ld tx data, rxclk, rx enable;
  wire tx_out, tx_empty, rx_empty;
  reg [7:0] tx data;
  wire [7:0] rx data;
  wire uld rx data;
  uart uut (
    .reset(reset),
    .txclk(txclk),
    .ld_tx_data(ld_tx_data),
    .tx data(tx data),
    .tx enable(tx enable),
    .tx out(tx out),
    .tx empty(tx empty),
    .rxclk(rxclk),
    .uld rx data(uld rx data),
    .rx data(rx data),
    .rx enable(rx enable),
    .rx in(tx out),
    .rx empty(rx empty)
  );
  assign uld_rx_data = ~rx_empty;
  always @(reset, tx empty) begin
    if (reset) begin
      tx data = 170;
    end else if (tx empty) begin
      tx data = tx data + 10;
    end
  end
  initial begin
    txclk = 0;
    forever #32 txclk = ~txclk;
  end
```

```
initial begin
    rxclk = 0;
    forever #2 rxclk = ~rxclk;
  end
 initial begin
    reset = 0;
    ld tx data = 0;
    tx enable = 0;
    rx enable = 0;
    tx_data = 170;
    #10;
    reset = 1;
    #20;
    reset = 0;
    #50;
    tx enable = 1;
    rx_enable = 1;
    #50;
    ld tx data = 1;
    #400;
  end
endmodule
```

9. Simulation Results:





9. Conclusion:

This project successfully demonstrates UART communication between a PC and the SP601 evaluation board using a USB-UART bridge. The custom-designed Verilog modules for both the transmitter and receiver allow efficient serial communication. Through the testbench, the system's functionality was verified, ensuring accurate data transmission and reception. It can be seen in the above simulation that the transmitted data (Tx) is correctly received and displayed by the receiver (Rx). This confirms that the design is functioning as expected, and the project should work effectively when implemented on the FPGA.

This project can be extended for real-world applications, including remote sensor data communication, embedded systems, and other FPGA-based designs. Future work could explore implementing error correction mechanisms, handshaking protocols, and interfacing with additional peripherals.