




**Department of Electrical,
Computer, & Biomedical Engineering**
Faculty of Engineering & Architectural Science

Course Title:	Electronic Circuits I
Course Number:	ELE404
Semester/Year	W2024

Instructor:	Dr. Fei Yuan
--------------------	---------------------

<i>Assignment/Lab Number:</i>	<i>Design Project</i>
<i>Assignment/Lab Title:</i>	<i>Design Project</i>

<i>Submission Date</i> :	2024-04-7
<i>Due Date:</i>	2024-04-7

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
AbdulRahman	Syed	501187834	12	

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.p>

Table of Contents:

1. Introduction	R3
2. Objectives	R3
3. Initial Design and Calculations	R4
4. Circuit under Test	R5
5. Experimental Results	R6
6. Conclusions and Remarks	R11
7. Appendix:	R13

1. Introduction


The report for the final Design Project for ELE404, is presented herein. The project is centered on Bipolar Junction Transistors (BJT) and how one can design, simulate, analyze, implement, and test a single-supply, multistage, inverting, transistor amplifier which fulfills a set of specifications.

2. Objectives

The main objective of this project is to design an amplifier that fulfills the summarized specifications below

- Power supply: **+10V** relative to the ground;
- Quiescent current drawn from the power supply: no larger than **10 mA**;
- No-load voltage gain (at 1 kHz): $|A_{vo}| = \mathbf{50 (\pm 10\%)}$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $RL = 1\text{ k}\Omega$): no smaller than **90%** of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and $RL = 1\text{ k}\Omega$): no smaller than 4 V peak to peak;
- Input resistance (at 1 kHz): no smaller than **20 k Ω** ;
- Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (**-3dB** response);
- Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than **220 k Ω** from the E24 series;
- Capacitors permitted: **0.1 μF , 1.0 μF , 2.2 μF , 4.7 μF , 10 μF , 47 μF , 100 μF , 220 μF** ;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit.

3. Initial Design and Calculations



Stage 1: Common Collector CC

- Take $I_c = 0.1 \text{ mA}$
- $A_v = \frac{V_o}{V_{in}}$ taking V_o to be 8V to match specification of 8Vpp. $V_o = 8 \text{ V}$
- $\rightarrow V_{in} = 0.16 \text{ V}$

Gain for CC ≈ 1

$$1 = \frac{V_o}{V_{in}} \Rightarrow V_o = 0.16 \text{ V}$$

$$V_o = V_E \quad V_E = R_E I_E$$

$$R_E = \frac{0.16 \text{ V}}{0.1 \text{ mA}} \Rightarrow R_E = 1.6 \text{ k}\Omega$$

$$V_{BE} = 0.7$$

$$V_{BE} = V_B - V_E$$

$$V_B = 0.86 \text{ V}$$

$$\frac{V_B}{V_{CC}} = \frac{R_2}{R_1 + R_2}$$

$$R_1 = 0.0914 R_2 \approx R_1 = R_2$$

- Set $R_1 = R_2 = 50 \text{ k}\Omega$ (Better results when $R_1 = R_2$)

$$R_{in} = R_1 \parallel R_2 \parallel R_{in} + R_E (1 + \beta)$$

$$= \frac{1}{\frac{1}{50} + \frac{1}{50} + \frac{1}{\frac{100}{0.001} + 1.6(101)}}$$

$$R_{in} = 24.7 \text{ k}\Omega > 20 \text{ k}\Omega \quad \checkmark$$

Stage 2: Common Emitter CE

- Take $I_c = 2 \text{ mA}$

$$V_c = V_{o, \max} = \frac{V_{CC} - V_{sat}}{2}$$

$$V_{sat} \approx 0.3 \text{ V} \quad V_{o, \max} = 4.85 \text{ V}$$

$$V_c = \frac{1}{2}(V_{CC} + V_E) = 5.5 \text{ V}$$

$$V_c = V_{CC} - R_c I_c \Rightarrow R_c = 225 \text{ k}\Omega \approx 220 \text{ k}\Omega$$

$$I_E = I_c = 2 \text{ mA}$$

$$V_E = \frac{1}{10} V_{CC} = 1 \text{ V}$$

Since CC Voltage Gain ≈ 1
SO Gain Must come from CE

$$SO = \frac{-g_m R_c}{1 + g_m R_E}$$

$$\Rightarrow R_E = 34 \Omega \rightarrow 24 \Omega$$

$$V_E = I_E (R_E + R_{E3})$$

$$\Rightarrow R_{E3} = 466 \Omega \rightarrow 510 \Omega$$

$$V_B = V_{CC} \left(\frac{R_3}{R_3 + R_4} \right) \quad V_B = 0.71 \text{ V}$$

$$\frac{1.7}{10} = \frac{R_3}{R_3 + R_4} \quad R_3 = 5R_4$$

$$R_3 \approx 4R_4 \leftarrow \text{Better results}$$

- Set $R_3 = 200 \text{ k}\Omega$ $R_4 = 50 \text{ k}\Omega$

Stage 3: Common Collector CC

- Want $R_{E4} \approx R_L$ due to loading effect
- Set $R_{E4} = 1.5 \text{ k}\Omega$

$$V_B = 8 \text{ V} \quad V_o = 8 \text{ V} = V_E$$

$$I_E = \frac{V_E}{R_E} = 5.33 \text{ mA} \approx I_c$$

Total Quiescent Current: $0.1 + 2 + 5.33$

$$= 7.43 \text{ mA} \leq 10 \text{ mA} \quad \checkmark$$

Reason for CC at end is so that gain does not fluctuate when load is added.

Note: Emitter degeneration resistance is important in order to maintain the gain of the CE stage.

Large capacitance values are expected for C_2 & C_3 . Set $C_2 = C_3 = 220 \mu\text{F}$

Since R_{in} value is high C_1 value is not required to also be high

Large capacitance value for C_4 is also expected, so it blocks any DC current flowing into the load provides a low-resistance path from output of amplifier to load.

hence take $C_2 = C_3 = 220 \mu\text{F}$

$$C_4 = 100 \mu\text{F}$$

$$C_1 = 10 \mu\text{F}$$

$$A_v = \frac{V_4}{V_5} = \frac{V_5}{V_5} \times \frac{V_3}{V_3} \times \frac{V_2}{V_1} \times \frac{V_1}{V_5} \leftarrow \text{Input stage}$$

$$= \frac{-g_m R_c}{1 + g_m R_E} = 50 \quad \checkmark$$

3. Circuit under Test

Figure 1 below shows the final design of the 3 stage BJT amplifier circuit. Thus, the circuit consists of 3 2N3904 transistors, 4 electrolytic capacitors and 10 resistors to create a CC-CE-CC amplifier.




Figure 1: Final design of multistage amplifier using Multisim (CC-CE-CC)

Stage 1: Common Collector (CC)

Placing a Common Collector (CC) stage at the start of an amplifier ensures a high input resistance (R_{in}), minimizing signal loss from impedance mismatches. This is crucial when the source can't drive low-impedance loads, which is a common limitation of a Common Emitter (CE) stage placed first due to its lower R_{in} . The CC stage acts as a buffer, allowing subsequent stages to amplify a strong, undistorted signal.

Stage 2: Common Emitter (CE)

To satisfy the requirement for high voltage gain in an amplifier circuit, a Common Emitter (CE) stage is essential due to its high voltage gain characteristics. While a Common Collector (CC) stage at the input ensures a high input resistance, adding a CE stage between the CC input stage and the output provides the necessary amplification of the voltage. The CE stage's lower input impedance is less of an issue in this configuration, as the preceding CC stage effectively isolates it from the source. Thus, the CE stage can leverage its strength in voltage amplification without degrading the source signal, ensuring the amplifier meets its gain specifications.

Stage 3: Common Collector (CC)

Adding a Common Collector (CC) stage, also known as an emitter follower, at the end of an amplifier circuit acts as an effective buffer due to its high input and low output impedance. This buffering action helps maintain the overall voltage gain when a load is connected, as the CC stage minimizes the load's impact on the preceding amplification stages. With the CC stage's near unity voltage gain and power gain, it ensures stable amplifier performance, making the loaded voltage gain largely consistent with the no-load gain.

Resistance and Capacitance Values

For the first stage, the resistor R_E was chosen based on the collector current $I_C = I_E$, ensuring proper biasing and stability. The resistors R_1 and R_2 were selected to be equal to satisfy the input resistance (R_{in}) requirement and provided better results than the calculated value of $R_1 = 10R_2$. The input voltage V_{in} of 0.16V was determined by considering the maximum peak-to-peak voltage of 8V and a gain of 50, ensuring the amplifier operates within its linear range and avoids clipping.

In the second stage, R_C was calculated based on the chosen current to set the correct quiescent point. The emitter resistor R_{E2} and R_{E3} was solved using the transconductance g_m and desired gain, emphasizing the importance of emitter degeneration in maintaining consistent gain. R_{E2} was added to reduce the clipping that was produced by R_{E3} with the isolating capacitor (emitter degeneration). R_3 was selected to be four times R_4 to achieve the required biasing and gain ratios.

For the third stage, R_{E4} was chosen to ensure it does not significantly affect the load resistance R_L , maintaining the overall gain and output integrity of the amplifier. Should be noted that during simulation calculated values of some resistances need to be changed slightly in order to match the E24 series.

Regarding capacitance values, C_2 and C_3 needed to be large enough to maintain a gain of 50, serving as isolating capacitors that prevent DC interference while allowing AC signals to pass through effectively. C_1 could be smaller as it handles the initial coupling, but C_4 needed to be large, acting as an isolating capacitor to preserve signal integrity across stages and ensure stable gain throughout.

4. Experimental Results

This section presents a condensed analysis of the data and key findings.

Table 1: summary of elements and values in circuit

Circuit Elements and Values (Resistors from E24 series)			
R1	51k Ω	R2	51k Ω
R3	200k Ω	R4	51k Ω
RE1	1.6k Ω	RE2	24 Ω
RE3	510 Ω	RE4	1.5k Ω
C1	10uF	C2	220uF
C3	220uF	C4	100uF

Power Supply and Quiescent Current




Figure 2: Power Supply Voltage and Quiescent current

The voltage is 10V and quiescent current drawn from the power supply is: $7.77\text{mA} \leq 10\text{mA}$.

Table 2: Tests for required specifications

Voltage Gain [V/V]	Vs Input Signal [mVpp]	Vo Output Signal [Vpp]	Voltage Gain [V/V]
Avo (without load)	83.996	4.49	53.45
Av (with load)	83.778	4.038	48.198

Waveforms




Figure 3: Without Load




Figure 4 : With Load

The table presents measurements that align well with the given amplifier specifications. The measured values for both loaded and no-load conditions illustrate that the amplifier not only meets but slightly exceeds the stated specifications, demonstrating good performance characteristics suitable for the intended application.

No-Load Voltage Gain

In table 2, the no-load voltage gain A_{vo} at 1 kHz is listed as 53.45 V/V, which sits comfortably within the $\pm 10\%$ tolerance of the specified 50 V/V, offering a slight but acceptable margin above the target value. This indicates that the amplifier is performing slightly better than the minimum specification when no external load is applied.

Loaded Voltage Gain

In figure 4, when the amplifier is loaded, with $R_L = 1\text{ k}\Omega$, the voltage gain A_v drops to 48.198 V/V, which is more than 90% of the no-load voltage gain, fulfilling the requirement that the loaded voltage gain should not fall below this threshold. Specifically, 90% of 53.45 V/V is approximately 48.105 V/V, and the measured loaded gain of 48.198 V/V exceeds this, verifying that the amplifier maintains a high level of performance even under load.

Maximum loaded output voltage swing

Lastly, the loaded output voltage swing is observed to be 4.038 V peak-to-peak at 1 kHz as seen in figure 4, which is just slightly above the minimum requirement of 4 V peak-to-peak. This value confirms that the amplifier can drive a 1 k Ω load without a significant loss in signal amplitude, thereby meeting the design criteria for maximum loaded output voltage swing.

Amplifier type

As seen in figure 3 and 4 the amplifier is of inverting type

Table 2: Tests for required specifications

V_s Input Signal [mVpp]	V_o Output Signal [Vpp]	Voltage Gain [v/v]
165.628	8.101	48.9




Figure 5: No load max swing 8Vpp

Maximum no-load output voltage swing

The data presented in table 2, accompanied by the oscilloscope trace in figure 5, shows that the amplifier's maximum no-load output voltage swing at 1 kHz is 8.101 Vpp, which exceeds the specified minimum of 8 Vpp. While also the no-load voltage gain, Avo, at 1 kHz is listed as 48.9 V/V, which is within the $\pm 10\%$ tolerance of the specified 50 V/V.

Input resistance




Figure 6: Voltage Division to find Rin

Calculations:

$$VB = VS \frac{Rin}{Rin + Rs}$$

$$Rin = \frac{VB \cdot Rs}{VS - VB}$$

$$Rin = \frac{81.8 \times 10^{-3} \cdot 600}{84 \times 10^{-3} - 81.8 \times 10^{-3}}$$

$$Rin = 22309\Omega$$

$22k\Omega \geq 20k\Omega$. The measured input resistance (Rin) of the amplifier is 22kΩ, which exceeds the specified requirement of at least 20kΩ, thereby satisfying the design criteria.

Frequency response:




Figure 7: Frequency Response analyzer

A Bode Plotter was added and connected to the input and output ends of the circuit. The bode plots shown in the figure illustrate the frequency response of the amplifier circuit at both the input and output stages. Achieving a -3dB frequency response is a common way to define the bandwidth of an amplifier. On the left plot, the lower point is identified at approximately 19.368 Hz, which marks the lower boundary frequency range. Similarly, the right plot shows the upper point at around 50.507 kHz, which sets the upper boundary of the frequency response. resulting with -2.951dB which is effectively -3dB at around 1.6% error.

5. Conclusions and Remarks

The project has successfully demonstrated the versatility of Bipolar Junction Transistors (BJT) by designing, simulating, and calculating a transistor amplifier that meets all specified requirements.

Discrepancies

No significant discrepancies between the calculations and the results of the simulations. The DC node voltages, quiescent current, input resistance, and gain from the simulated circuits were consistent with the calculations. Slight differences are expected because theoretical calculations often employ idealized models and assumptions that simplify complex real-world phenomena, which can lead to significant discrepancies when compared with actual measurements obtained in simulation, laboratory or field

conditions. Furthermore, the precision of these calculations can be further compromised by the use of varying resistance values, even within the same order of magnitude, for input and output resistance tests. This variance can influence the accuracy of the outcomes.

Real World Applications

BJT amplifiers are important to a wide array of practical applications. From amplifying delicate audio signals in consumer electronics to enhancing radio frequencies for clear communication transmissions, BJTs play a crucial role. They are key components in medical devices, magnifying bioelectric signals for diagnostics, and are essential in industrial controls for processing sensor data and driving actuators. In automotive systems, BJTs ensure smooth operation of audio and engine control units, while in computing, they are the building blocks of logic gates and memory. Their high-speed operation and power handling capabilities make BJTs indispensable in modern electronics for signal processing and amplification.

6. Appendix:

E24 Resistor Sizes

1.0 Ω	10 Ω	100 Ω	1.0 k Ω	10 k Ω	100 k Ω	1.0 M Ω
1.1 Ω	11 Ω	110 Ω	1.1 k Ω	11 k Ω	110 k Ω	1.1 M Ω
1.2 Ω	12 Ω	120 Ω	1.2 k Ω	12 k Ω	120 k Ω	1.2 M Ω
1.3 Ω	13 Ω	130 Ω	1.3 k Ω	13 k Ω	130 k Ω	1.3 M Ω
1.5 Ω	15 Ω	150 Ω	1.5 k Ω	15 k Ω	150 k Ω	1.5 M Ω
1.6 Ω	16 Ω	160 Ω	1.6 k Ω	16 k Ω	160 k Ω	1.6 M Ω
1.8 Ω	18 Ω	180 Ω	1.8 k Ω	18 k Ω	180 k Ω	1.8 M Ω
2.0 Ω	20 Ω	200 Ω	2.0 k Ω	20 k Ω	200 k Ω	2.0 M Ω
2.2 Ω	22 Ω	220 Ω	2.2 k Ω	22 k Ω	220 k Ω	2.2 M Ω
2.4 Ω	24 Ω	240 Ω	2.4 k Ω	24 k Ω	240 k Ω	2.4 M Ω
2.7 Ω	27 Ω	270 Ω	2.7 k Ω	27 k Ω	270 k Ω	2.7 M Ω
3.0 Ω	30 Ω	300 Ω	3.0 k Ω	30 k Ω	300 k Ω	3.0 M Ω
3.3 Ω	33 Ω	330 Ω	3.3 k Ω	33 k Ω	330 k Ω	3.3 M Ω
3.6 Ω	36 Ω	360 Ω	3.6 k Ω	36 k Ω	360 k Ω	3.6 M Ω
3.9 Ω	39 Ω	390 Ω	3.9 k Ω	39 k Ω	390 k Ω	3.9 M Ω
4.3 Ω	43 Ω	430 Ω	4.3 k Ω	43 k Ω	430 k Ω	4.3 M Ω
4.7 Ω	47 Ω	470 Ω	4.7 k Ω	47 k Ω	470 k Ω	4.7 M Ω
5.1 Ω	51 Ω	510 Ω	5.1 k Ω	51 k Ω	510 k Ω	5.1 M Ω
5.6 Ω	56 Ω	560 Ω	5.6 k Ω	56 k Ω	560 k Ω	5.6 M Ω
6.2 Ω	62 Ω	620 Ω	6.2 k Ω	62 k Ω	620 k Ω	6.2 M Ω
6.8 Ω	68 Ω	680 Ω	6.8 k Ω	68 k Ω	680 k Ω	6.8 M Ω
7.5 Ω	75 Ω	750 Ω	7.5 k Ω	75 k Ω	750 k Ω	7.5 M Ω
8.2 Ω	82 Ω	820 Ω	8.2 k Ω	82 k Ω	820 k Ω	8.2 M Ω
9.1 Ω	91 Ω	910 Ω	9.1 k Ω	91 k Ω	910 k Ω	9.1 M Ω

