



Course Title:	Digital Systems
Course Number:	COE328
Semester/Year	F2023

Instructor:	Reza Sedaghat
--------------------	----------------------

<i>Assignment/Lab Number:</i>	<i>LAB 6</i>
<i>Assignment/Lab Title:</i>	<i>Design of a Simple General-Purpose Processor</i>

<i>Submission Date</i>	December 4, 2023
<i>Due Date:</i>	December 4, 2023

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
AbdulRahman	Syed	-	04	S.A
Rabbani	Mohammed Omar	-	04	Omar R.

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your

own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work,

an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic

Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

Table of Contents:

Introduction	2
Components	2
• Latch 1 & 2	2
• 4 to 16 Decoder	3
• FSM	5
• ALU 1	7
• Combined ALU 1	10
Problem 2: Modified ALU Core	11
Problem 3: Modified Control Unit (FSM)	14
Conclusion:	16
References	16
Appendix	17

Introduction:

Student Number Used: 5011—

A-value: $A = 78_{16} = 0111\ 1000_2$

B-value: $B = 34_{16} = 0011\ 0100_2$

The ultimate objective of this lab was to generate a simple General Purpose Processor (GPP) by applying the knowledge of both combinational and sequential circuits obtained from all previous labs [1]. The Block Diagram files demonstrate this purpose of a GPP, processing and controlling the units. Two Latches A & B store 8-bit inputs and follow by passing this data onto a clock cycle [1]. The control unit houses both the Finite State Machine (FSM) as well as a 4x16 Decoder, which outputs the current state from 0-8 as a 4-bit signal for the FSM, while the decoder selects 1 of 16-bits of microcode output respectively [1]. The Arithmetic Logic Unit (ALU) operates as a direct result from the inputs of the two latches as well as the selected microcode input, producing an 8-bit outcome in the form of two 4-bit numbers that must be displayed accordingly [1]. To view the results of the above operations, Seven Segment Displays were utilized to observe the resulting hexadecimal output, as well as a negative bit instance of the seven segment in case of negative output when subtraction is performed [1].

Components:

Latch 1 & 2:

The purpose of the latch is that it acts as a storage element for the General Purpose Processor [1]. It can store 8-bits of input and feed this data into the Arithmetic Logic Unit. Two latches are used to realize two sets of 8-bit input data, named A and B respectively.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY latch1 IS
5  |   PORT ( A : IN STD_LOGIC_VECTOR(7 DOWNTO 0); --8 bit A input
6  |         Resetn, Clock : IN STD_LOGIC; --1 bit clock input and 1 bit reset input bit
7  |         Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) ); -- 8 bit output
8  |   END latch1;
9
10 ARCHITECTURE Behavior OF latch1 IS
11 |   BEGIN
12 |     PROCESS (Resetn, Clock) --Process takes reset and clock as inputs
13 |     BEGIN
14 |       IF Resetn = '0' THEN --when reset input is '0' the latches does not operate
15 |         Q <= "00000000";
16 |       ELSIF Clock'EVENT AND Clock = '1' THEN -- level sensitive based on clock
17 |         Q <= A;
18 |       END IF;
19 |     END PROCESS;
20 |   END Behavior;

```

Figure 1: Latch 1 VHDL Code

The same code is used for latch2, the difference being, variable A is swapped with variable B, both storing values of 8-bit input.




Figure 2: Latch 1 Block Symbol




Figure 3: Latch 2 Block Symbol




Figure 4: Latch 1 Waveform





Figure 4: Latch 2 Waveform

Table 1. Truth table for both latches, with all instances of A[7..0] being swapped with B[7..0] for latch2.

Input	Input	Input	Output
Reset	Clock	A[7..0]	Q(t+1)
0	0	A[7..0]	0000 0000
0	1	A[7..0]	0000 0000
1	0	A[7..0]	Q(t)
1	1	A[7..0]	A[7..0]

4 to 16 Decoder:

The 4x16 decoder has been created in a way where it gets fed a 4-bit input from the Finite State Machine output, and produces a 16-bit microcode, all while the enable signal is set to active high. Every possible combination of input from the FSM is fed to a different microcode, allowing the decoder to serve a purpose as a selector for the ALU. Cycling through each state of the FSM causes the microcode output to be cycled as well, which results in the ALU also changing from one of its functions to the next [1].



```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY decoder4x16 IS
5  PORT (w : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
6        En  : IN STD_LOGIC;
7        y    : OUT STD_LOGIC_VECTOR (15 DOWNTO 0));
8  END decoder4x16;
9
10 ARCHITECTURE Behaviour OF decoder4x16 IS
11     SIGNAL Enw: STD_logic_vector(4 DOWNTO 0);
12 BEGIN
13     Enw <= En & w(3)&w(2)&w(1)&w(0);
14     WITH Enw SELECT
15         y <= "0000000000000001" WHEN "10000",
16              "0000000000000010" WHEN "10001",
17              "0000000000000100" WHEN "10010",
18              "0000000000001000" WHEN "10011",
19              "0000000000010000" WHEN "10100",
20              "0000000000100000" WHEN "10101",
21              "0000000001000000" WHEN "10110",
22              "0000000010000000" WHEN "10111",
23              "0000000100000000" WHEN "11000",
24              "0000000000000001" WHEN OTHERS;
25 END Behaviour;

```

Table 2. Truth table for the 4x16 decoder.

[illegible]

1	0	1	0	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	0	1	1	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	1	0	0	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	1	0	1	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	1	1	0	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	1	1	1	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d

This decoder is programmed to activate one among sixteen potential outputs determined by a 4-bit input. The code is tailored to cater to only nine specific scenarios, addressing input sequences ranging from "0000" to "1000" to meet the lab's requirements. Outputs beyond these nine are assigned as don't cares, signifying their non-importance for the intended use-case.




Figure 8: 4 to 16 decoder waveform

Finite State Machine (FSM):

The FSM is used to establish the process of an up counter in this lab. When a rising edge of the clock cycle is encountered, as long as the conditions of the enable being set to active high as well as the data_in being set to 1 are met, the FSM will count up starting from 0-8 [1]. These digits are representative of the states of the FSM, hence they can be sent to the 4x16 decoder as a 4-bit signal, while another 4-bit signal is sent to a seven segment display, representing the student ID number.




Figure 9: FSM Block Symbol

```


1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity machine is
5  port (
6      clk      : in  std_logic;
7      data_in  : in  std_logic;
8      reset    : in  std_logic;
9      student_id : out std_logic_vector(3 downto 0);
10     current_state : out std_logic_vector(3 DOWNTO 0);
11 );
12 end entity;
13
14 architecture fsm of machine is
15     type state_type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
16     signal yfsm : state_type;
17     signal output_student_id : std_logic_vector(3 downto 0);
18     signal output_current_state : std_logic_vector(3 DOWNTO 0);
19 begin
20     process (clk, reset)
21     begin
22         if reset = '0' then
23             yfsm <= s0; -- Initialize state on reset
24         elsif (clk'EVENT AND clk = '1') then
25             case yfsm is
26                 when s0=>
27                     if data_in='1' then
28                         yfsm <= s1;
29                     else
30                         yfsm <= s0; -- Stay in s0 on input '0'
31                     end if;
32                 when s1=>
33                     if data_in='1' then
34                         yfsm <= s2;
35                     else
36                         yfsm <= s1; -- Stay in s1 on input '0'
37                     end if;
38             end case;
39
40             when s2=>
41                 if data_in='1' then
42                     yfsm <= s3;
43                 else
44                     yfsm <= s2; -- Stay in s2 on input '0'
45                 end if;
46             when s3=>
47                 if data_in='1' then
48                     yfsm <= s4;
49                 else
50                     yfsm <= s3; -- Stay in s3 on input '0'
51                 end if;
52             when s4=>
53                 if data_in='1' then
54                     yfsm <= s5;
55                 else
56                     yfsm <= s4; -- Stay in s4 on input '0'
57                 end if;
58             when s5=>
59                 if data_in='1' then
60                     yfsm <= s6;
61                 else
62                     yfsm <= s5; -- Stay in s5 on input '0'
63                 end if;
64             when s6=>
65                 if data_in='1' then
66                     yfsm <= s7;
67                 else
68                     yfsm <= s6; -- Stay in s6 on input '0'
69                 end if;
70             when s7=>
71                 if data_in='1' then
72                     yfsm <= s8;
73                 else
74                     yfsm <= s7;
75                 end if;
76             when s8=>
77                 if data_in='1' then
78                     yfsm <= s0;
79                 else
80                     yfsm <= s8;
81                 end if;
82             end case;
83         end if;
84     end process;
85
86     -- Implement the Moore or Mealy logic here
87     process (yfsm, data_in) -- data_in if reqd only
88     begin
89         case yfsm is
90             when s0=> --s5 points to s0
91                 student_id <= "0101"; --5
92                 current_state <= "0000"; -- current state s0
93             when s1=> --s1 points to s8
94                 student_id <= "0000"; --0
95                 current_state <= "0001"; -- current state s1
96             when s2=> --s8 points to s1
97                 student_id <= "0001"; --1
98                 current_state <= "0010"; -- current state s2
99             when s3=> --s1 points to s6
100                student_id <= "0001"; --1
101                current_state <= "0011"; -- current state s3
102             when s4=> --s6 points to s2
103                student_id <= "1000"; --8
104                current_state <= "0100"; -- current state s4
105             when s5=> --s2 points to s4
106                student_id <= "0111"; --7
107                current_state <= "0101"; -- current state s5
108             when s6=> --s4 points to s7
109                student_id <= "1000"; --8
110                current_state <= "0110"; -- current state s6
111             when s7=> --s7 points to s3
112                student_id <= "0011"; --3
113                current_state <= "0111"; -- current state s7
114             when s8=> --s3 points to s5
115                student_id <= "0100"; --4
116                current_state <= "1000"; -- current state s8
117         end case;
118     end process;
119 end architecture;

```

Figure 10: FSM VHDL Code

Table 3. State assignment table for the Finite State Machine. Assumes Reset is set to “1”.

Present State y ₃ y ₂ y ₁ y ₀	Next State		Student Id z
	Data in=0 Y ₃ Y ₂ Y ₁ Y ₀	Data in=1 Y ₃ Y ₂ Y ₁ Y ₀	
0000	0000	0001	5
0001	0001	0010	0
0010	0010	0011	1
0011	0011	0100	1
0100	0100	0101	8
0101	0101	0110	7
0110	0110	0111	8
0111	0111	1000	3
1000	1000	0000	4

**Figure 11:** FSM waveform**ALU 1:**

The objective of the Arithmetic Logic Unit is to calculate boolean functions based on two sets of 8-bit inputs, A and B [1]. Depending on the microcode input received from the 4x16 decoder, the ALU performs one of the 9 assigned functions [1]. Since it is known that the 4x16 decoder outputs a certain microcode based on input received from the FSM’s current state output, each state of the FSM can be transitioned from one to the next when the positive edge of the clock is established. Hence, the ALU is a sequential circuit on its own due to its reliance on a clock cycle; it selects a function based on user input, controlled by the clock’s position in an instance of time [1].




Figure 12: ALU 1 Block Symbol

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.numeric_std.all;
5
6  ENTITY ALU IS
7  PORT (Clk: IN std_logic; --Clock signal inputted
8        A,B : IN unsigned(7 DOWNTO 0); -- Latches A & B separate 8-bit inputs
9        student_id : IN unsigned(3 DOWNTO 0);
10       OP : IN unsigned(15 DOWNTO 0); --Selector that stores 16-bits for usage according to 4x16 decoder
11       Neg : OUT std_logic;
12       R1: OUT unsigned(3 DOWNTO 0); --Lower 4-bits of 8-bit result
13       R2: OUT unsigned(3 DOWNTO 0); --Upper 4-bits of 8-bit result
14  END ALU;
15
16  ARCHITECTURE calculation OF ALU IS
17  SIGNAL Reg1,Reg2,Result : unsigned(7 DOWNTO 0) := (OTHERS=> '0');
18  --signal Reg1 : unsigned(0 to 7);
19  BEGIN
20  Reg1 <= A; --Set the value of A temporarily into Reg1
21  Reg2 <= B; --Set the value of B temporarily into Reg2
22  PROCESS (Clk,OP)
23  BEGIN
24  IF(rising_edge(Clk)) THEN --Only calculate at positive edge of clock cycle
25  CASE OF IS
26
27  WHEN "0000000000000001" => Result <= Reg1 + Reg2; --Addition
28
29  WHEN "0000000000000010" =>
30
31  IF (Reg1 < Reg2) then
32      neg <= '1';
33      Result <= (Reg2 - Reg1); --Subtraction
34  ELSE
35      neg <= '0';
36      Result <= (Reg1 - Reg2); --Subtraction with negative output
37  END IF;
38  WHEN "0000000000000100" => Result <= NOT Reg1; --NOT A
39  Neg<='0';
40
41  WHEN "0000000000001000" => Result <= (NOT (Reg1 AND Reg2)); --NAND
42  Neg<='0';
43
44  WHEN "00000000000010000" => Result <= (NOT (Reg1 OR Reg2)); --NOR
45  Neg<='0';
46
47  WHEN "0000000000100000" => Result <= (Reg1 AND Reg2); --AND
48  Neg<='0';
49
50  WHEN "0000000001000000" => Result <= Reg1 XOR Reg2; --XOR
51  Neg<='0';
52
53  WHEN "0000000010000000" => Result <= (Reg1 OR Reg2); --OR
54  Neg<='0';
55
56  WHEN "0000000100000000" => Result <= (Reg1 XNOR Reg2); --XNOR
57  Neg<='0';
58
59  WHEN OTHERS =>
60  Result<= "-----";
61
62  END CASE;
63  END IF;
64  END PROCESS;
65
66  R1 <= Result(3 DOWNTO 0); --Split into latter 4-bits of output
67  R2 <= Result(7 DOWNTO 4); --Split into former 4-bits of output
68  END calculation;

```

Figure 13: ALU1 VHDL Code

Table 4. The specific ALU functions used within Problem 1 [1].


Function #	Microcode	Boolean Operation / Function
1	0000000000000001	sum(A, B)
2	0000000000000010	diff(A, B)
3	0000000000000100	\overline{A}
4	0000000000001000	$\overline{A \cdot B}$
5	0000000000010000	$\overline{A + B}$
6	0000000000100000	$A \cdot B$
7	0000000001000000	$A \oplus B$
8	0000000010000000	$A + B$
9	0000000100000000	$\overline{A \oplus B}$

Table 5. Purpose of all inputs and outputs.

Signal	Type	Purpose
Clk	Input	On positive rising edge of the signal, activates ALU functions
A[7..0]	Input	An 8-bit input that the ALU uses to carry out its functions
B[7..0]	Input	An 8-bit input that the ALU uses to carry out its functions
OP[15..0]	Input	A selector for the different functions used by the ALU
R1[3..0]	Output	Stores the last 4-bits of the output from the ALU function
R2[3..0]	Output	Stores the first 4-bits of the output from the ALU function
Neg	Output	Signals that the output of a function requires a negative value

Table 6. Determined Outputs for ALU1.

	Functions	Function Outputs	Hexadecimal	Student ID
1	A+B	1010 1100	AC	5
2	A-B	0010 0010	44	0
3	\overline{A}	1000 0111	87	1
4	$\overline{A \cdot B}$	1100 1111	CF	1
5	$\overline{A + B}$	1000 0011	83	8
6	$A \cdot B$	0011 0000	30	7
7	XOR	01001100	4C	8
8	$A + B$	0111 1100	7C	3
9	XNOR	10110011	B3	4

**Figure 14:** ALU 1 waveform

The waveforms show the signals for the clock, student ID, and the inputs A and B, as well as the operation code, and the resulting outputs R1, R2, and Neg. The changes in the output signals R1 and R2 occur after a certain delay following the rising edge of the Clk signal, indicating the processing time of the ALU to execute the given operation. The delay, also known as propagation delay, is the time taken for the inputs to be computed and reflected in the outputs. This delay is crucial for timing analysis and synchronization in digital circuits to ensure correct operation and data integrity throughout the system. One way to solve the delay is to set your clock cycle to a smaller degree instead of 60ns in the waveform setting to 10ns solves this issue. For example, taking the last iteration of the waveform whose output is “AC” its corresponding function is $A+B$ because of the discussed delay, it's the reason why it's at the end of the waveform. Comparing the remaining waveform outputs to the VHDL Code, the outputs match the determined outputs.

Combined ALU 1




Figure 15: Combined ALU 1 Block Diagram




Figure 16: Combined ALU 1 waveform

This final block diagram file incorporates all the components mentioned above in the components section of this lab report. As a result, a fully working GPP is therefore established, which can be implemented onto an FPGA board for testing. The above circuit also functions as a sequential one, seeing as there is only one source for the clock.

Problem 2:

ALU2:

The objective of the Arithmetic Logic Unit (ALU) in this section is to execute a specific boolean function from a bank of 9 total functions, based on two 8-bit inputs, A and B. The only true difference here is that the 9 functions are different when compared to ALU1, as they follow the functions that are shown in Table 8 below. Everything else remains the same, from the I/O of the GPP circuit as well as all other block diagram components within the circuit itself.




Figure 17: ALU 2 Block Symbol

```

27 WHEN "0000000000000001" => --1
28   Neg <= '0';
29   Result <= Reg2 - 9; -- decrement by 9
30
31 WHEN "0000000000000010" => --2
32   Neg <= '0';
33   Result <= Reg2(3 downto 0) & Reg2(7 downto 4); -- Swap the bits
34
35 WHEN "0000000000000100" => --3
36   Neg <= '0';
37   -- Shift left by 2 bits
38   Result <= shift_left(UNSIGNED(Reg2), 2);
39   -- Set the two least significant bits to '0' after shifting
40   Result(1) <= '0';
41   Result(0) <= '0';
42
43 WHEN "0000000000001000" => --4
44   Result <= (NOT (Reg1 AND Reg2)); --NAND A and B
45   Neg <= '0';
46
47 WHEN "00000000000010000" => --5
48   Neg <= '0';
49   IF (Reg2 > Reg1) THEN --which is greater
50     Result <= Reg2;
51   ELSE
52     Result <= Reg1;
53   END IF;
54   Neg <= '0';
55
56
57 WHEN "00000000000100000" => --6
58   Neg <= '0';
59   Result <= Reg2(7) & not Reg2(6) & Reg2(5) & not Reg2(4) & Reg2(3) & not Reg2(2) & Reg2(1) & not Reg2(0); --inverting even bits
60
61 WHEN "000000000001000000" => --7
62   Result <= "11101110"; -- Binary representation of 'E'
63   Neg <= '0';
64
65 WHEN "0000000000010000000" => --8
66   Result <= Reg1(7 downto 4) & Reg2(3 downto 0); -- Concatenate upper bits of Reg1 with lower bits of Reg2
67   Neg <= '0';
68
69 WHEN "00000000000100000000" => --9
70   Result <= Reg1;
71   Neg <= '0';
72
73 WHEN OTHERS =>
74   Result <= "-----";
75
76 --END CASE;
77 --END IF;
78 --END PROCESS;
79
80 R1 <= Result(3 DOWNTO 0);
81 R2 <= Result(7 DOWNTO 4);
82 --END calculation;

```

Figure 18: VHDL code for second instance of ALU component

Table 7. Purpose of all inputs and outputs.

Signal	Type	Purpose
Clk	Input	On positive rising edge of the signal, activates ALU functions
A[7..0]	Input	An 8-bit input that the ALU uses to carry out its functions
B[7..0]	Input	An 8-bit input that the ALU uses to carry out its functions
OP[15..0]	Input	A selector for the different functions used by the ALU
R1[3..0]	Output	Stores the last 4-bits of the output from the ALU function

R2[3..0]	Output	Stores the first 4-bits of the output from the ALU function
Neg	Output	Signals that the output of a function requires a negative value

Table 8. Determined Outputs for Problem 2 (F).

	Operation/ Function	Function Outputs	Hex	Student ID
1	1 Decrement B by 9	0010 1011	2B	5
2	Swap the lower and upper 4 bits of B	0100 0011	43	0
3	Shift A to left by 2 bits, input bit = 0 (SHL)	1110 0000	E0	1
4	Produce the result of NANDing A and B	1100 1111	CF	1
5	Find the greater value of A and B and produce the results (Max(A,B))	0111 1000	78	8
6	Invert the even bits of B	0110 0001	61	7
7	Produce null on the output	1110 1110	EE	8
8	Replace the upper four bits of B by upper four bits of A	0111 0100	74	3
9	Show A on the output	0111 1000	78	4




Figure 19: ALU 2 waveform

Similar to ALU 1 the delay in the ALU 2 waveform represents the propagation delay, which is the time needed for the ALU to process the inputs and produce outputs. This delay is a standard aspect of digital circuit operation, reflecting the time signals take to pass through the ALU's components. It's critical for maintaining data synchronization within the system. Comparing the waveform outputs to the VHDL Code, the outputs match the determined outputs.

Combined ALU 2




Figure 20: Combined ALU 2 Block Diagram




Figure 21: Combined ALU 2 waveform *Note outputs are inverted

When compared to the complete block diagram for ALU1, it can clearly be observed that the remainder of the circuit stays identical, with only the Arithmetic Logic Unit changing internally in terms of what functions it can cycle through.

Problem 3:

ALU3:

The objective of the Arithmetic Logic Unit (ALU) in this section has been changed slightly when compared to both ALU1 and ALU2. In order to analyze the student number digits from the FSM output, a modified seven segment will be used to show a “y” if one of the 2 digits of A is less than the current student number FSM output [1]. Otherwise, an “n” will be displayed on the modified seven segments [1]. This was accomplished by altering the input and output connections of the ALU, where R2 and Neg were grounded as they had no function in the ALU, hence only a singular output of R1 ended up being inserted into the new seven segment. By comparing the A-value of 78_{16} converted to binary with the binary equivalent of one single digit of the student_id at a time from the FSM, it was determined if the student_id was greater than either 7 or 8, or if its value was less, displaying the “y” or “n” respectively.




Figure 22: ALU 3 Block Symbol

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.numeric_std.all;
5
6  ENTITY ALUP3 IS
7  PORT (Clk: IN std_logic; --Input clock signal
8        A, B : IN unsigned(7 DOWNTO 0); --B is not used in this code
9        student_id : IN unsigned(3 DOWNTO 0);
10       OP : IN unsigned(15 DOWNTO 0);
11       Neg : OUT std_logic; --Unused
12       R1: OUT unsigned(3 DOWNTO 0);
13       R2: OUT unsigned(3 DOWNTO 0); --Unused
14  END ALUP3;
15
16  ARCHITECTURE calculation OF ALUP3 IS
17  SIGNAL Reg2, Result : unsigned(7 DOWNTO 0) := (OTHERS => '0');
18  signal Reg4, Reg5 : unsigned(3 DOWNTO 0); --using r4 and r5 to hold upper and lower 4 bits of A
19  BEGIN
20
21  Reg2 <= B; --Unused
22  Reg4 <= A(7 DOWNTO 4); -- Upper 4 bits of A
23  Reg5 <= A(3 DOWNTO 0); -- Lower 4 bits of A
24  PROCESS (Clk, OP)
25  BEGIN
26  IF (rising_edge(Clk)) THEN
27  CASE OP IS
28
29  WHEN "0000000000000001" =>
30  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 5
31  Result <= "00000001"; -- Y
32  ELSE
33  Result <= "00000000"; -- N
34  END IF;
35
36  WHEN "0000000000000010" =>
37
38  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 0
39  Result <= "00000001"; -- Y
40  ELSE
41  Result <= "00000000"; -- N
42  END IF;
43  WHEN "0000000000000100" =>
44
45  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 1
46  Result <= "00000001"; -- Y
47  ELSE
48  Result <= "00000000"; -- N
49  END IF;
50
51  WHEN "0000000000001000" =>
52
53  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 1
54  Result <= "00000001"; -- Y
55  ELSE
56  Result <= "00000000"; -- N
57  END IF;
58
59  WHEN "0000000000010000" =>
60
61  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 7
62  Result <= "00000001"; -- Y
63  ELSE
64  Result <= "00000000"; -- N
65  END IF;
66
67  WHEN "0000000000100000" =>
68
69  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 9
70  Result <= "00000001"; -- Y
71  ELSE
72  Result <= "00000000"; -- N
73  END IF;
74
75  WHEN "0000000001000000" =>
76
77  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 0
78  Result <= "00000001"; -- Y
79  ELSE
80  Result <= "00000000"; -- N
81  END IF;
82
83  WHEN "0000000010000000" =>
84
85  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 7
86  Result <= "00000001"; -- Y
87  ELSE
88  Result <= "00000000"; -- N
89  END IF;
90
91  WHEN "0000000100000000" =>
92
93  IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 8
94  Result <= "00000001"; -- Y
95  ELSE
96  Result <= "00000000"; -- N
97  END IF;
98
99  WHEN OTHERS =>
100 Result <= "-----";
101
102 END CASE;
103 END IF;
104 END PROCESS;
105
106 R1 <= Result(3 DOWNTO 0); --Split into latter 4-bits of output
107 R2 <= Result(7 DOWNTO 4); --Split into former 4-bits of output
108 END calculation;

```


Figure 23: VHDL code for third instance of ALU component

Table 9. Determined Outputs for Problem 3 (F).

Yes or No	Student ID
n	5
n	0
n	1
n	1
y	8
n	7
y	8
n	3

Table 10. Purpose of all inputs and outputs.

Signal	Type	Purpose
Clk	Input	On positive rising edge of the signal, activates ALU functions
A[7..0]	Input	An 8-bit input that the ALU uses to carry out its functions
B[7..0]	Input	An 8-bit input that the ALU uses to carry out its functions
student_id[3..0]	Input	Retains the 4-bit binary value of the current student ID digit
OP[15..0]	Input	A selector for the different functions used by the ALU
R1[3..0]	Output	Generates “y” or “n” based on if condition of student ID < A is met

**Figure 14:** ALU 3 waveform “0000” is “n” “0001” is “y”

[illegible]

Comparing the waveform outputs to the VHDL Code, the outputs match the expected outputs.

This lab project centered around the objective of creating a simple General-Purpose Processor circuit through the combination of arithmetic logic units, finite state machines, amongst other components that were implemented onto an FPGA board. Two inputs that were passed through latches A and B into the ALU were used to perform a certain function based on the selected function through the control unit's aid. The resulting output was at last displayed onto multiple seven segment displays. Overall, this lab was a vital learning chance to gain a thorough and in depth understanding of how sequential circuits work, through the reliance on one clock signal for all components. In the latter stages, small modifications were made to the circuit in order to satisfy the outputs needed for each respective part. As a result, this lab provided a useful review of other topics previously learned in digital systems, and opened up the option of furthering any interest in how microprocessors work and electronic systems as a whole.

[1] "COE328 - Digital Systems," Department of Electrical and Computer Engineering, Toronto Metropolitan University. Available: <https://www.ecb.torontomu.ca/~courses/coe328/>. Accessed on: December 2, 2023.

Appendix:

Problem 1 Outputs:	Problem 2 Outputs:	Problem 3 Outputs:
		
		
		
		
		
		
		
		
		

