Course Title:		Digital Systems									
Course Number:		COE328									
Semester/Year		F2023									
Instructor:		Reza Sedaghat	Reza Sedaghat								
		T									
Assignment/Lab Numb	er:	LAB 6									
Assignment/Lab Ti	tle:	Design of a Simple General-Purpose Processor									
Submission De	: ate	December 4, 2023									
Due Do	ate:	December 4, 2023									
Student		Student	Student	Section	Signature*						
LAST Name		FIRST Name	Number								
AbdulRahman	Sye	1	-	04	S.A						

04

Omar R.

Mohammed Omar

own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work,

an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic

Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pd

Rabbani

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your

Table of Contents:

Introduction	2
Components	2
• Latch 1 & 2	2
• 4 to 16 Decoder	3
• FSM	5
• ALU 1	7
Combined ALU 1	10
Problem 2: Modified ALU Core	11
Problem 3: Modified Control Unit (FSM)	14
Conclusion:	16
References	16
Appendix	17

Introduction:

Student Number Used: 5011—A-value: $A = 78_{16} = 0111 \ 1000_2$ B-value: $B = 34_{16} = 0011 \ 0100_2$

The ultimate objective of this lab was to generate a simple General Purpose Processor (GPP) by applying the knowledge of both combinational and sequential circuits obtained from all previous labs [1]. The Block Diagram files demonstrate this purpose of a GPP, processing and controlling the units. Two Latches A & B store 8-bit inputs and follow by passing this data onto a clock cycle [1]. The control unit houses both the Finite State Machine (FSM) as well as a 4x16 Decoder, which outputs the current state from 0-8 as a 4-bit signal for the FSM, while the decoder selects 1 of 16-bits of microcode output respectively [1]. The Arithmetic Logic Unit (ALU) operates as a direct result from the inputs of the two latches as well as the selected microcode input, producing an 8-bit outcome in the form of two 4-bit numbers that must be displayed accordingly [1]. To view the results of the above operations, Seven Segment Displays were utilized to observe the resulting hexadecimal output, as well as a negative bit instance of the seven segment in case of negative output when subtraction is performed [1].

Components:

Latch 1 & 2:

The purpose of the latch is that it acts as a storage element for the General Purpose Processor [1]. It can store 8-bits of input and feed this data into the Arithmetic Logic Unit. Two latches are used to realize two sets of 8-bit input data, named A and B respectively.

Figure 1: Latch 1 VHDL Code

The same code is used for latch2, the difference being, variable A is swapped with variable B, both storing values of 8-bit input.




Figure 2: Latch 1 Block Symbol

Figure 3: Latch 2 Block Symbol




Figure 4: Latch 2 Waveform

Table 1. Truth table for both latches, with all instances of A[7..0] being swapped with B[7..0] for latch2.

Input	Input	Input	Output
Reset	Clock	A[70]	Q(t+1)
0	0	A[70]	0000 0000
0	1	A[70]	0000 0000
1	0	A[70]	Q(t)
1	1	A[70]	A[70]

4 to 16 Decoder:

The 4x16 decoder has been created in a way where it gets fed a 4-bit input from the Finite State Machine output, and produces a 16-bit microcode, all while the enable signal is set to active high. Every possible combination of input from the FSM is fed to a different microcode, allowing the decoder to serve a purpose as a selector for the ALU. Cycling through each state of the FSM causes the microcode output to be cycled as well, which results in the ALU also changing from one of its functions to the next [1].




Figure 6: Latch 1 Block Symbol

```
LIBRARY ieee;
 2
      USE ieee.std_logic_l164.all;
 3
    ENTITY decoder4x16 IS
 4
 5
         PORT (w : IN STD LOGIC VECTOR (3 DOWNTO 0);
                     :IN STD_LOGIC;
               En
 6
                      :OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
 7
               У
 8
         END decoder4x16;
 9
    ARCHITECTURE Behaviour OF decoder4x16 IS
10
            SIGNAL Enw: STD_logic_vector(4 DOWNTO 0);
11
    12
               Enw \le En & w(3) & w(2) & w(1) & w(0);
13
14
               WITH Enw SELECT
15
                     y <= "00000000000000001" WHEN "10000", --0
16
                            "000000000000000010" WHEN "10001", --1
                            "00000000000000000 WHEN "10010", --2
17
                            "0000000000000000" WHEN "10011", --3
18
                            "0000000000010000" WHEN "10100", --4
19
                            "0000000000100000" WHEN "10101", --5
20
                            "0000000001000000" WHEN "10110", --6
21
                            "0000000010000000" WHEN "10111", --7
22
                            "0000000100000000" WHEN "11000", --8
23
24
                            "00000000000000001" WHEN OTHERS;
25
            END Behaviour;
```

Figure 7: 4 to 16 decoder VHDL Code

Table 2. Truth table for the 4x16 decoder.

	<u> </u>				1110	AIO	40000												
Input	S				Outputs														
w3	w2	w1	w0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d

1	0	1	0	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	0	1	1	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	1	0	0	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	1	0	1	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	1	1	0	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d
1	1	1	1	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d

This decoder is programmed to activate one among sixteen potential outputs determined by a 4-bit input. The code is tailored to cater to only nine specific scenarios, addressing input sequences ranging from "0000" to "1000" to meet the lab's requirements. Outputs beyond these nine are assigned as dont cares, signifying their non-importance for the intended use-case.




Figure 8: 4 to 16 decoder waveform

Finite State Machine (FSM):

The FSM is used to establish the process of an up counter in this lab. When a rising edge of the clock cycle is encountered, as long as the conditions of the enable being set to active high as well as the data_in being set to 1 are met, the FSM will count up starting from 0-8 [1]. These digits are representative of the states of the FSM, hence they can be sent to the 4x16 decoder as a 4-bit signal, while another 4-bit signal is sent to a seven segment display, representing the student ID number.




Figure 9: FSM Block Symbol

```
library ieee;
                                                                                                       when s2=>
       use ieee.std_logic_1164.all;
                                                                                                           if data_in='l' then
                                                                                                               yfsm <= s3;
    entity machine is
                                                                              43
44
45
                                                                                                           yfsm <= s2; -- Stay in s2 on input '0' end if;
              cir : in std_logic;
data_in : in std_logic;
reset : in std_logic;
student_id : out std_logic_vector(3 downto 0);
current_state : out std_logic_vector(3 DOWNTO 0)
                                                                               46
47
48
49
                                                                                                       when s3=>
                                                                                                          if data_in='l' then
yfsm <= s4;
10
11
                                                                               50
51
     end entity;
12
13
                                                                                                           yfsm <= s3; -- Stay in s3 on input '0' end if;
                                                                               52
14
15
16
17
    -architecture fsm of machine is
                                                                               53
54
          type state_type is (s0, s1, s2, s3, s4, s5, s6, s7, s8);
signal yfsm : state_type;
signal output_student_id : std_logic_vector(3 downto 0);
signal output_current_state : std_logic_vector(3 DOWNTO 0);
                                                                                                       when s4=>
                                                                                                           if data_in='l' then
yfsm <= s5;
else
                                                                               55
56
18
19
                                                                               57
58
    ⊟begin
                                                                                                               yfsm <= s4; -- Stay in s4 on input '0'
20
21
22
          process (clk, reset)
                                                                                                           end if:
                                                                               59
          begin
if reset = '0' then
                                                                               61
                                                                                                       when s5=>
               yfsm <= s0; -- Initialize state on reset
elsif (clk'EVENT AND clk = 'l') then</pre>
23
24
25
26
27
28
29
                                                                                                          if data_in='l' then
                                                                                                              yfsm <= s6;
                                                                               63
                   case yfsm is
when s0=>
    64
65
                                                                                                               yfsm <= s5; -- Stay in s5 on input '0'
                           yfsm <= sl;
                           if data in='1' then
                                                                                                           end if;
                                                                               66
67
                                                                               68
                                                                                                       when s6=>
                           yfsm <= s0; -- Stay in s0 on input '0' end if;
30
31
32
                                                                                                           if data_in='1' then
                                                                               69
70
                                                                                                               vfsm <= s7;
                                                                               71
72
33
34
                                                                                                              yfsm <= s6; -- Stay in s6 on input '0'
                           if data_in='l' then
                                                                                                           end if;
35
36
37
                                                                               73
74
                           yfsm <= s2;
else
                           yfsm <= sl; -- Stay in sl on input '0'
end if;</pre>
                                                                               75
                                                                                                       when s7=>
                                                                                                          if data_in='l' then
                                                                                                              yfsm <= s8;
 -- Implement the Moore or Mealy logic here
 process (yfsm, data_in) -- data_in if reqd only
                                                                                                      when s5=> --s2 points to s4
 begin
                                                                                                      student id <= "0111"; --7
       case yfsm is
                                                                                                      current state <= "0101"; -- current state s5
             when s0 = > --s5 points to s0
             student_id <= "0101"; --5
             current state <= "0000"; -- current state s0</pre>
                                                                                                      when s6 \Rightarrow --s4 points to s7
                                                                                                      student id <= "1000"; --8
             when s1 = > --s1 points to s8
                                                                                                      current state <= "0110"; -- current state s6</pre>
             student_id <= "0000"; --0
             current state <= "0001"; -- current state s1
                                                                                                      when s7=> --s7 points to s3
                                                                                                      student id <= "0011"; --3
             when s2=> --s8 points to s1
                                                                                                      current state <= "0111"; -- current state s7</pre>
             student id <= "0001"; --1
             current state <= "0010"; -- current state s2
                                                                                                      when s8 \Rightarrow --s3 points to s5
             when s3=> --s1 points to s6
                                                                                                      student id <= "0100"; --4
             student id <= "0001"; --1
                                                                                                      current state <= "1000"; -- current state s8
             current state <= "0011"; -- current state s3</pre>
                                                                                                  end case;
             when s4=> --s6 points to s2
             student_id <= "1000"; --8
                                                                                                  end process;
             current_state <= "0100"; -- current state s4
                                                                                                   end architecture;
```

Figure 10: FSM VHDL Code

Present State	Next State Machine. Assumes Reset is set to "1". Student Id							
y3y2y1y0	Data in=0 Y ₃ Y ₂ Y ₁ Y ₀	Data in=1 Y3Y2Y1Y0	z z					
0000	0000	0001	5					
0001	0001	0010	0					
0010	0010	0011	1					
0011	0011	0100	1					
0100	0100	0101	8					
0101	0101	0110	7					
0110	0110	0111	8					
0111	0111	1000	3					

Table 3. State assignment table for the Finite State Machine. Assumes Reset is set to "1".

-			Editor - [Lat	6.sim.vwf (Rea	ad-Only)]									_ Search	altera.com	×
	Q Q X & A A X X / E 簡 X X X / D v v v v v v v v v v v v v v v v v v															
Ма	ster Time	Bar: 0 ps			• P	ointer: 532.51 ns		Interval:	532.51 ns		Start:		End:			
	Name	Value at 0 ps	0 ps 0 ps	80.0 ns	160,0 ns	240 ₁ 0 ns	320 ₁ 0 ns	400,0 ns	480,0 ns	560 ₁ 0 ns	640 ₁ 0 ns	720 ₁ 0 ns	800 ₁ 0 ns	880,0 ns	960 ₁ 0 ns	^
B-	dk	B 0					ш						л			
in-	data_i	n B 0											J			_
is-	reset	B 0														_
eug	> curre	B 0000	0000	10	00 X	0001	X 011	0 X	0010	X 010)O X	0111	X 001:		0101	3
85	> stude.	. B 0101	0101	X 00	00 X		0001	X_	1000	X 011	1	1000	001:	ı X	0100	2

0000

4

1000

Figure 11: FSM waveform

ALU 1:

1000

The objective of the Arithmetic Logic Unit is to calculate boolean functions based on two sets of 8-bit inputs, A and B [1]. Depending on the microcode input received from the 4x16 decoder, the ALU performs one of the 9 assigned functions [1]. Since it is known that the 4x16 decoder outputs a certain microcode based on input received from the FSM's current state output, each state of the FSM can be transitioned from one to the next when the positive edge of the clock is established. Hence, the ALU is a sequential circuit on its own due to its reliance on a clock cycle; it selects a function based on user input, controlled by the clock's position in an instance of time [1].




Figure 12: ALU 1 Block Symbol

```
library ieee;
      USE ieee.STD_LOGIC_UNSIGNED.ALL;
USE ieee.STD_LOGIC_UNSIGNED.ALL;
USE ieee.NUMERIC_STD.ALL;
                                                                                                                             WHEN "000000000000000" => Result <= (NOT (Reg1 AND Reg2)); --NAND
    PROFICIAL STD LOSIC; --Clock signal inputted

A,B: IN ONSIGNED(7 DOWNTO 0); -- Latches A & B separate 8-bit inputs

student_id: IN UNSIGNED(3 DOWNTO 0);

OP: IN UNSIGNED(15 DOWNTO 0); --Selector that stores 16-bits for usage according to 4x16 decoder
                                                                                                                    41
                                                                                                                    42
                                                                                                                    43
                                                                                                                    44
                                                                                                                             WHEN "0000000000000000" => Result <= (NOT (Reg1 OR Reg2)); --NOR
      Neg: OUT STD_LOSIC;
R1: OUT UNSIGNED(3 DOWNTO 0); --Lower 4-bits of 8-bit result
-R2: OUT UNSIGNED(3 DOWNTO 0)); --Upper 4-bis of 8-bit result
                                                                                                                    45
                                                                                                                    47
                                                                                                                             WHEN "0000000000100000" => Result <= (Regl AND Reg2); --AND
      END ALU;
                                                                                                                    48
16 ⊟ARCHITECTURE calculation of ALU IS
17 SIGNAL Reg1, Reg2, Result : UNSIGNED (7
18 --signal Reg4 : unsigned (0 to 7);
                                                                                                                    49
     SIGNAL Reg1,Reg2,Result : UNSIGNED(7 DOWNTO 0) :=(OTHERS=> '0');
--signal Reg4 : unsigned(0 to 7);
                                                                                                                    50
                                                                                                                             WHEN "0000000001000000" => Result <= Reg1 XOR Reg2; --XOR
                                                                                                                    51
                                                                                                                    52
      Regl <= A; --Set the value of A temporarily into Regl
                                                                                                                    53
                                                                                                                             WHEN "0000000010000000" => Result <= (Regl OR Reg2); --OR
     Reg2 <= B; --Set the value of B temporarily into Reg2
    ⊟PROCESS (Clk, OP)
| BEGIN
                                                                                                                    54
                                                                                                                    55
24 ☐IF(rising_edge(Clk)) THEN --Only calculate at positive edge of clock cycle 25 ☐CASE OP IS
                                                                                                                    56
                                                                                                                             WHEN "0000000100000000" => Result <= (Regl XNOR Reg2); --XNOR
                                                                                                                    57
                                                                                                                            Neg<='0';
26
27
28
                                                                                                                    58
       59
                                                                                                                             WHEN OTHERS =>
       WHEN "000000000000000010" =>
29
                                                                                                                    60
                                                                                                                             Result<= "----";
                                                                                                                    61
     if (Regl < Reg2) then
31
                                                                                                                    62
 32
                                                                                                                    63
                       Result <= (Reg2 - Reg1); --Subtraction
                                                                                                                    64
                                                                                                                             END PROCESS;
34 <del>|</del>
35
                  else
                   neg <= '0';
Result <= (Reg1 - Reg2); --Subtraction with negative output</pre>
                                                                                                                    66
                                                                                                                            R1 <= Result(3 DOWNTO 0); --Split into latter 4-bits of output
                                                                                                                           R2 <= Result(7 DOWNTO 4); --Split into former 4-bits of output
                                                                                                                    67
       WHEN "0000000000000000 => Result <= NOT Regl; --NOT A
                                                                                                                    68
                                                                                                                           END calculation;
39 Neg<='0';
```

Figure 13: ALU1 VHDL Code

Table 4. The specific ALU functions used within Problem 1 [1]	.
--	---

Function #	Microcode	Boolean Operation / Function
1	000000000000000001	sum(A, B)
2	00000000000000010	diff(A, B)
3	0000000000000100	Ā
4	0000000000001000	$\overline{A \cdot B}$
5	000000000010000	$\overline{A + B}$
6	0000000000100000	A · B
7	0000000001000000	$A \oplus B$
8	000000010000000	A + B
9	0000000100000000	$\overline{A \oplus B}$

Table 5. Purpose of all inputs and outputs.

Signal	Туре	Purpose
Clk	Input	On positive rising edge of the signal, activates ALU functions
A[70]	Input	An 8-bit input that the ALU uses to carry out its functions
B[70]	Input	An 8-bit input that the ALU uses to carry out its functions
OP[150]	Input	A selector for the different functions used by the ALU
R1[30]	Output	Stores the last 4-bits of the output from the ALU function
R2[30]	Output	Stores the first 4-bits of the output from the ALU function
Neg	Output	Signals that the output of a function requires a negative value

Table 6. Determined Outputs for ALU1.

	Functions	Function Outputs	Hexadecimal	Student ID
1	A+B	1010 1100	AC	5
2	A-B	0010 0010	44	0
3	\overline{A}	1000 0111	87	1
4	$\overline{A \cdot B}$	1100 1111	CF	1
5	$\overline{A + B}$	1000 0011	83	8
6	$A \cdot B$	0011 0000	30	7
7	XOR	01001100	4C	8
8	A + B	0111 1100	7C	3
9	XNOR	10110011	В3	4




Figure 14: ALU 1 waveform

The waveforms show the signals for the clock, student ID, and the inputs A and B, as well as the operation code, and the resulting outputs R1, R2, and Neg. The changes in the output signals R1 and R2 occur after a certain delay following the rising edge of the Clk signal, indicating the processing time of the ALU to execute the given operation. The delay, also known as propagation delay, is the time taken for the inputs to be computed and reflected in the outputs. This delay is crucial for timing analysis and synchronization in digital circuits to ensure correct operation and data integrity throughout the system. One way to solve the delay is to set your clock cycle to a smaller degree instead of 60ns in the waveform setting to 10ns solves this issue. For example, taking the last iteration of the waveform whose output is "AC" its corresponding function is A+B because of the discussed delay, it's the reason why it's at the end of the waveform. Comparing the remaining waveform outputs to the VHDL Code, the outputs match the determined outputs.

Combined ALU 1




Figure 15: Combined ALU 1 Block Diagram




Figure 16: Combined ALU 1 waveform

This final block diagram file incorporates all the components mentioned above in the components section of this lab report. As a result, a fully working GPP is therefore established, which can be implemented onto an FPGA board for testing. The above circuit also functions as a sequential one, seeing as there is only one source for the clock.

Problem 2:

ALU2:

The objective of the Arithmetic Logic Unit (ALU) in this section is to execute a specific boolean function from a bank of 9 total functions, based on two 8-bit inputs, A and B. The only true difference here is that the 9 functions are different when compared to ALU1, as they follow the functions that are shown in Table 8 below. Everything else remains the same, from the I/O of the GPP circuit as well as all other block diagram components within the circuit itself.




Figure 17: ALU 2 Block Symbol

```
WHEN "00000000000000001" => --1
27
28
29
30
31
                                                                                                                               Result <= Reg2(7) & not Reg2(6) & Reg2(5) & not Reg2(4) & Reg2(3) & not Reg2(2) & Reg2(1) & not Reg2(0); --inverting even bits
                 Result <= Reg2 - 9; -- decrement by 9
           WHEN "00000000001000000" => --7
32
34
35
36
37
38
40
41
42
43
44
45
46
47
48
49
50
51
52
53
                                                                                                                           61
           Neg<=10;
Result <= Reg2(3 downto 0) & Reg2(7 downto 4); -- Swap the bits
                                                                                                                           62
63
                                                                                                                                  Result <= "11101110"; -- Binary representation of 'E'
                                                                                                                                 Neg<='0';
           rg(="0';
-- Shift left by 2 bits
Result <= shift_left(UNSIGNED(Reg2), 2);
-- Set the two least significant bits to '0' after shifting
Result(1) <= '0';
Result(0) <= '0';</pre>
                                                                                                                                 Result <= Regl(7 downto 4) & Reg2(3 downto 0); -- Concatenate upper bits of Regl with lower bits of Reg2
                                                                                                                                 Neg<='0';
                                                                                                                                 Result <= Regl;
Neg<='0';
            Result <= (NOT (Reg1 AND Reg2)); --NAND A and B Neg<='0';
                                                                                                                                 WHEN OTHERS =>
                                                                                                                                 Result<= "----
           WHEN "0000000000010000" => --5
Neg<='0';
                                                                                                                                 END CASE;
                                                                                                                                -END IF;
END PROCESS;
       Hegg="0";

☐ IF (Reg2>Reg1) THEN --which is greater
-Result <= Reg2;
       Result <= Reg1;

⊟ELSE

Result <= Reg1;

END IF;

Neg<='0';
                                                                                                                                R1 <= Result(3 DOWNTO 0);
                                                                                                                                LR2 <= Result(7 DOWNTO 4):
```

Figure 18: VHDL code for second instance of ALU component

Table 7. Purpose of all inputs and c	outputs.
---	----------

Tube 11 urpose of un inputs una outputs.				
Signal	Type	Purpose		
Clk	Input	On positive rising edge of the signal, activates ALU functions		
A[70]	Input	An 8-bit input that the ALU uses to carry out its functions		
B[70]	Input	An 8-bit input that the ALU uses to carry out its functions		
OP[150]	Input	A selector for the different functions used by the ALU		
R1[30]	Output	Stores the last 4-bits of the output from the ALU function		

R2[30]	Output	Stores the first 4-bits of the output from the ALU function
Neg	Output	Signals that the output of a function requires a negative value

Table 8. Determined Outputs for Problem 2 (F).

	Operation/ Function	Function Outputs	Hex	Student ID
1	1 Decrement B by 9	0010 1011	2B	5
2	Swap the lower and upper 4 bits of B	0100 0011	43	0
3	Shift A to left by 2 bits, input bit = 0 (SHL)	1110 0000	E0	1
4	Produce the result of NANDing A and B	1100 1111	CF	1
5	Find the greater value of A and B and produce the results (Max(A,B))	0111 1000	78	8
6	Invert the even bits of B	0110 0001	61	7
7	Produce null on the output	1110 1110	EE	8
8	Replace the upper four bits of B by upper four bits of A	0111 0100	74	3
9	Show A on the output	0111 1000	78	4




Figure 19: ALU 2 waveform

Similar to ALU 1 the delay in the ALU 2 waveform represents the propagation delay, which is the time needed for the ALU to process the inputs and produce outputs. This delay is a standard aspect of digital circuit operation, reflecting the time signals take to pass through the ALU's components. It's critical for maintaining data synchronization within the system. Comparing the waveform outputs to the VHDL Code, the outputs match the determined outputs.

Combined ALU 2




Figure 20: Combined ALU 2 Block Diagram




Figure 21: Combined ALU 2 waveform *Note outputs are inverted

When compared to the complete block diagram for ALU1, it can clearly be observed that the remainder of the circuit stays identical, with only the Arithmetic Logic Unit changing internally in terms of what functions it can cycle through.

Problem 3:

ALU3:

The objective of the Arithmetic Logic Unit (ALU) in this section has been changed slightly when compared to both ALU1 and ALU2. In order to analyze the student number digits from the FSM output, a modified seven segment will be used to show a "y" if one of the 2 digits of A is less than the current student number FSM output [1]. Otherwise, an "n" will be displayed on the modified seven segments [1]. This was accomplished by altering the input and output connections of the ALU, where R2 and Neg were grounded as they had no function in the ALU, hence only a singular output of R1 ended up being inserted into the new seven segment. By comparing the A-value of 78_{16} converted to binary with the binary equivalent of one single digit of the student_id at a time from the FSM, it was determined if the student_id was greater than either 7 or 8, or if its value was less, displaying the "y" or "n" respectively.




Figure 22: ALU 3 Block Symbol

```
library ieee;
USE ieee.STD_LOGIC_I164.ALL;
USE ieee.STD_LOGIC_UNSIGNED.ALL;
USE ieee.NUMERIC_STD.ALL;
                                                                                                                                             IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 0 Result <= "00000001"; -- Y
      ■ENTITY ALUP3 IS
                                                                                                                                                                                  END IF;
      ■PORT(Clk:IN STD LOGIC; --Input clock signal
                                                                                                                                                      WHEN "0000000000000100" =>
                                                                                                                                             43
44
45
46
47
48
49
50
51
52
       A,B: IN UNSIGNED(7 DOWNTO 0); --B is not used in this code student_id: IN UNSIGNED(3 DOWNTO 0);
                                                                                                                                                              IF (Reg4 < student id OR Reg5 < student id) THEN --Check if either 9 or 0 is less than 1 Result <= "00000001"; -- Y ELSE
                                                                                                                                                   De: IN UNSIGNED(15 DOWNTO 0);

Neg: OUT STD LOSIC; --Unused

R1: OUT UNSIGNED(3 DOWNTO 0);

-R2: OUT UNSIGNED(3 DOWNTO 0); --Unused
                                                                                                                                                                                       Result <= "00000000"; -- N
| SIGNAL Reg2, Result : UNSIGNED(7 DOWNTO 0) :=(OTHERS=> '0');
| signal Reg4, Reg5 : unsigned(3 downto 0); --using r4 and r5 to hold upper and lower 4 bits of A
                                                                                                                                                   ---
                                                                                                                                                              IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 1 Result <= "00000001"; -- Y
                                                                                                                                             53
54
55
56
57
19
20
                                                                                                                                                                                  ELSE
                                                                                                                                                                                        Result <= "000000000"; -- N
        Reg2 <= B; --Unused
Reg4 <= A(7 downto 4); -- Upper 4 bits of A
21
22
                                                                                                                                             58
59
                                                                                                                                                       WHEN "0000000000010000" =>
      Reg5 <= A (3 downto 0); -- Lower 4 bits of A

| FROCESS(Clk,OP) |
| BEGIN
23
24
25
26
27
28
29
30
31
                                                                                                                                                              IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 7
     ☐ IF(rising_edge(Clk)) THEN
☐ CASE OP IS
                                                                                                                                             62
63
64
                                                                                                                                                                                        Result <= "00000001"; -- Y
                                                                                                                                                                                  ELSE
                                                                                                                                                                                        Result <= "000000000"; -- N
                                                                                                                                                                                  END IF;
               IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 5 Result <= "00000001"; -- Y
                                                                                                                                                     WHEN "0000000000100000" =>
                                                                                                                                             ELSE
32
33
                                                                                                                                                              IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 9
                                      Result <= "00000000"; -- N
                                                                                                                                                                                 Result <= "00000001"; -- Y
ELSE
                                 END IF:
                                                                                                                                                                                       Result <= "000000000": -- N
         WHEN "000000000000000010" =>
                                                                                                                                                                                 END IF;
                                                                                   IF (Reg4 < student id OR Reg5 < student id) THEN --Check if either 9 or 0 is less than 0 Result <= "00000001"; -- Y
                                                                                                                     Result <= "00000001"; -- Y

ELSE

Result <= "00000000"; -- N

END IF;
                                                                                             WHEN "0000000010000000" =>
                                                                                                   IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 7
Result <= "00000001; -- Y
ELSE
Result <= "00000000"; -- N
EMD IF;
                                                                                            WHEN "0000000100000000" =>
                                                                                                   IF (Reg4 < student_id OR Reg5 < student_id) THEN --Check if either 9 or 0 is less than 8 Result <= "00000001"; -- Y
                                                                                                                    ELSE
                                                                                                                             Result <= "00000000"; -- N
                                                                                                                        END IF:
                                                                                            WHEN OTHERS =>
Result<= "----";
                                                                                             \begin{array}{l} R1 \leftarrow Result(3\ DOWNTO\ 0); \ --Split \ into \ latter\ 4-bits\ of\ output \\ R2 \leftarrow Result(7\ DOWNTO\ 4); \ --Split \ into\ former\ 4-bits\ of\ output \\ END\ calculation; \end{array}
```

Figure 23: VHDL code for third instance of ALU component

Table 9. Determined Outputs for Problem 3 (F).

Yes or No	Student ID
n	5
n	0
n	1
n	1
У	8
n	7
У	8
n	3

Table 10. Purpose of all inputs and outputs.

Signal	Туре	Purpose
Clk	Input	On positive rising edge of the signal, activates ALU functions
A[70]	Input	An 8-bit input that the ALU uses to carry out its functions
B[70]	Input	An 8-bit input that the ALU uses to carry out its functions
student_id[30]	Input	Retains the 4-bit binary value of the current student ID digit
OP[150]	Input	A selector for the different functions used by the ALU
R1[30]	Output	Generates "y" or "n" based on if condition of student ID < A is met




Figure 14: ALU 3 waveform "0000" is "n" "0001" is "y"




Figure 18: Combined ALU 3 Block Diagram




Figure 14: Combined ALU 3 waveform *Note outputs are inverted Comparing the waveform outputs to the VHDL Code, the outputs match the expected outputs.

Conclusion:

This lab project centered around the objective of creating a simple General-Purpose Processor circuit through the combination of arithmetic logic units, finite state machines, amongst other components that were implemented onto an FPGA board. Two inputs that were passed through latches A and B into the ALU were used to perform a certain function based on the selected function through the control unit's aid. The resulting output was at last displayed onto multiple seven segment displays. Overall, this lab was a vital learning chance to gain a thorough and in depth understanding of how sequential circuits work, through the reliance on one clock signal for all components. In the latter stages, small modifications were made to the circuit in order to satisfy the outputs needed for each respective part. As a result, this lab provided a useful review of other topics previously learned in digital systems, and opened up the option of furthering any interest in how microprocessors work and electronic systems as a whole.

References:

[1] "COE328 - Digital Systems," Department of Electrical and Computer Engineering, Toronto Metropolitan University. Available: https://www.ecb.torontomu.ca/~courses/coe328/. Accessed on: December 2, 2023.

Appendix:

Problem 1 Outputs:	Problem 2 Outputs:	Problem 3 Outputs:
441	260	1 <u>8 8 7 5</u>
871	431	## ## B
[FB]	EDI	Ba 1
837	[FB	Ben 1
308	787	BBnB
HE 3 P	5 18	BBY 7
3754	EE3	BBnB
<u>635</u>	744	
ALD	785	