


Computer Architecture

Dr. Haroon Mahmood


Assistant Professor

NUCES Lahore

Top View of MIPS architecture



Instruction Execution Cycle



1st and 2nd Instruction cycles

- **Instruction fetch (IF)**

$IR \leftarrow \text{Mem}[PC];$

$NPC \leftarrow PC + 4$

- **Instruction decode & register fetch (ID)**

$A \leftarrow \text{Regs}[IR_{21..25}];$

$B \leftarrow \text{Regs}[IR_{16..20}];$

$\text{Imm} \leftarrow ((IR_{15})^{16} \# \# IR_{0..15})$

3rd Instruction cycle

- Execution & effective address (EX)
 - Memory reference
 - $\text{ALUOutput} \leftarrow A + \text{Imm}$
 - Register - Register ALU instruction
 - $\text{ALUOutput} \leftarrow A \text{ func } B$
 - Register - Immediate ALU instruction
 - $\text{ALUOutput} \leftarrow A \text{ op Imm}$
 - Branch
 - $\text{AddOutput} \leftarrow \text{NPC} + \text{Imm}; \text{Cond} \leftarrow (A \text{ op } B)$


4th Instruction cycle

- **Memory access & branch completion (MEM)**
 - **Memory reference**
 - $PC \leftarrow NPC$
 - $LMD \leftarrow Mem[ALUOutput]$ (load)
 - $Mem[ALUOutput] \leftarrow B$ (store)
 - **Branch**
 - if (cond) $PC \leftarrow AddOutput$; else $PC \leftarrow NPC$

5th Instruction cycle

- **Write-back (WB)**
 - **Register - register ALU instruction**
 - $\text{Regs}[\text{IR}_{11..15}] \leftarrow \text{ALUOutput}$
 - **Register - immediate ALU instruction**
 - $\text{Regs}[\text{IR}_{16..20}] \leftarrow \text{ALUOutput}$
 - **Load instruction**
 - $\text{Regs}[\text{IR}_{16..20}] \leftarrow \text{LMD}$


Adding registers to the pipeline




Adding registers to the pipeline

- No register at the write back stage
- PC as a pipeline register
- Registers or memory are read in second half of the cycle and written in the first half of the cycle
- In the figures below, we highlight the *right half of registers or memory when they are being read and highlight the left half when they are being written.*


LW instruction in pipelining




LW instruction in pipelining




LW instruction in pipelining



LW instruction in pipelining




LW instruction in pipelining




Registers – Values Saved


- To share the pipelined datapath, we need to preserve the instruction read during the IF stage, so each pipeline register contains a portion of the instruction needed for that stage and later stages
- Load Instruction needs the register write number in the WB stage



Designing Control Signals for Pipelining



Transfer of Control Information



Transfer of Control Information

