
#### EE204: Computer Architecture



Chapter 4 (4.1 - 4.3)


#### Implementing MIPS


- We're ready to look at an implementation of the MIPS instruction set
- Simplified to contain only
  - arithmetic-logic instructions: add, sub, and, or, slt
  - memory-reference instructions: 1w, sw
  - control-flow instructions: beq, j



# Implementing MIPS: the Fetch/Execute Cycle

- High-level abstract view of fetch/execute implementation
  - use the program counter (PC) to read instruction address
  - fetch the instruction from memory and increment PC
  - use fields of the instruction to select registers to read
  - execute depending on the instruction
  - repeat...





# Overview: Processor Implementation Styles

#### Single Cycle

- perform each instruction in 1 clock cycle
- clock cycle must be long enough for slowest instruction; therefore,
- disadvantage: only as fast as slowest instruction

#### Multi-Cycle

- break fetch/execute cycle into multiple steps
- perform 1 step in each clock cycle
- advantage: each instruction uses only as many cycles as it needs

#### Pipelined


- execute each instruction in multiple steps
- perform 1 step / instruction in each clock cycle
- process multiple instructions in parallel assembly line

#### Logic Elements

- Two types of functional elements in the hardware:
  - elements that operate on data (called combinational elements )
  - elements that contain data (called state or sequential elements )


#### **Combinational Elements**

- Works as an input ⇒ output function, e.g., ALU
- Combinational logic reads input data from one register and writes output data to another , or same, register
  - read/write happens in a single cycle combinational element cannot store data from one cycle to a future one




#### State Elements

• State elements contain *data* in internal storage, e.g., *registers* and *memory* 



#### State Elements


- Clocks are used in synchronous logic to determine when a state element is to be updated
  - in level-triggered clocking methodology either the state changes only when the clock is high or only when it is low (technologydependent)



- inedge-triggered clocking methodology either the rising edge or falling edge is active (depending on technology) – i.e., states change only on rising edges or only on falling edge
- Latches are level-triggered
- Flipflops are edge-triggered

### State Elements (Register File)

Registers are implemented with arrays of D-flipflops




Register file with two read ports and one write port

## Single-cycle Implementation of MIPS


- Our first implementation of MIPS will use a single long clock cycle for every instruction
- Every instruction begins on one up (or, down) clock edge and ends on the next up (or, down) clock edge
- This approach is not practical as it is much slower than a multicycle implementation where different instruction classes can take different numbers of cycles
  - in a single-cycle implementation every instruction must take the same amount of time as the slowest instruction
  - in a multicycle implementation this problem is avoided by allowing quicker instructions to use fewer cycles
- Even though the single-cycle approach is not practical it is simple and useful to understand first
- Note: we shall implement jump at the very end



### Datapath: Instruction Store/ Fetch & PC Increment




Three elements used to store and fetch instructions and increment the PC





Datapat h

### Animating the Datapath




### Datapath: R-Type Instruction







Two elements used to implement R-type instructions Datapat h



### Animating the Datapath




### Datapath: Load/Store Instruction




Two additional elements used To implement load/stores


Datapat h

### **Animating the Datapath**





### Animating the Datapath






#### Datapath: Branch Instruction






### **Animating the Datapath**




#### MIPS Datapath I: Single-Cycle




Combining the datapaths for R-type instructions and load/stores using two multiplexors


# Animating the Datapath: R-type Instruction




## Animating the Datapath: Load Instruction




## Animating the Datapath: Store Instruction




### MIPS Datapath II: Single-Cycle




#### Datapath Executing add



#### Datapath Executing 1w



#### Datapath Executing sw



Datapath Executing beq ADD Instruction RD Instruction Memory RN2 Register File ALU MemWrite RD2 MemtoRea ADDR RegWrite Data RD Memory WD beq MemRead r1,r2,offset