


# Chp# 9

A 5-bit counter have total 10 bit pattern or 10 states.

In general a Johnson Counter produce a modulus of  $2n$  where  $n$  is the no. of stages in counter.



## MEALY AND MOORE STATE

### MACHINES

→ There are two models developed for representing Synchronous sequential circuits.
 

- output function of present state only


i) Moore Circuit / Moore State Machine

ii) Mealy " / Mealy State Machine

output fund. of P.S &  
 → input state

→ Difference in b/w them is in the way the output is generated.

### (MOORE MACHINE)



## (COUNTER)

Therefore there are total 8 states.

→ Counter is used to count pulses and it can be used as a frequency divider.  
→ Two types

- ↳ Up Counter [Counts from  $0, 1, \dots, N$ ]
- ↳ Down Counter [from  $N, N-1, \dots, 3, 2, 1, 0$ ]

→ Up counter will start its count from 000 — 111  
→ Down " " " 111 — 000.

→ State will change in sequence  
→ state " " w.r.t CLK

### → Classification of Counter

#### 1) Synchronous Counter

↳ All memory elements (Flipflop) are provided same CLK

→ We use counter as frequency divider.

#### 2) Asynchronous Counter

↳ All memory elements (Flipflop) have diff CLK pulse.

$Q_2$  0 0 0 0 1 1 1 1  
↑  $f/8$

$Q_1$  0 0 0 1 1 0 0 1  
↑  $f/4$

$Q_0$  0 1 0 1 0 1 0 1  
↑  $f/2$

CLK

→ For n-bits counter, Max

$$\text{Counts} = 2^n$$

↳ starts from 0 to  $2^n$

for eg: for 3-bit counter

|     |                            |
|-----|----------------------------|
| 000 | } $2^3 = 8 \text{ counts}$ |
| 001 |                            |
| 010 |                            |
| 011 |                            |
| 100 |                            |
| 101 |                            |
| 110 |                            |
| 111 |                            |



• each output is representing states



Using D-Flip Flop (we-edge)

— 3-bit Asynchronous —



(1) stoppe k ligesidde i dyg hest





yohia par  $\phi_0$  cik kodukin ke bapke  
 krega,  $\phi_1, \phi_0$  ke aa cik dedeh ke  
 taggle krega,  $\phi_2, \phi_1$  ke "  
 taggle krega.

$\{ \text{O}_6, \text{O}_1, \text{O}_2 \}$  samme output mindre end  
 wave k neg-lygger for sig selv  
 krange. Kater ydning

## 2-bit ~~Ripple~~ Counter (+ve edge)



## — DOWN COUNTER — (-ve -edge.)



yaha par kbi  $Q_0$  1 original clk  
par toggle krega jabke  $Q_1$  0 par  
toggle krega; or  $Q_2$   $Q_1$  par.

| TRIGGERING | COUNTER | CLK CONNECTION |
|------------|---------|----------------|
| -ve        | Up      | $Q$            |
| -ve        | Down    | $Q'$           |
| +ve        | Up      | $Q'$           |
| +ve        | Down    | $Q$            |



$$16 \leq 10$$


$$2^3 >$$

$$11 \leq 2^n$$





(negative edge)

## — 2 bit Up/down Counter —



if select line is 1 then it is UP counter  
if 0 then down counter.

## — 2-bit DownCounter — — eve edge



→ Full modulus Counter are those which counts to its maximum capacity. for eg 2-bit counter mod will be  $2^2 = 4 \rightarrow$  means it will count till 3.  
for 4-bit  $\rightarrow 2^4 = 16$  means it will count till 15.  
Mod =  $2^n$ .

→ We can also design a counter which counts till specific number for eg MOD-10 counter which counts till 9.

## — MODULO COUNTER —

→ By 2-bit counter, At max we can have MOD 4 counter

→ By 4-bit counter we can have MOD 16 counter

For M-mod counter no. of flip flops required is,

$$2^n \geq M$$

no. of flip flops  $\leftarrow n$   $\rightarrow$  Mod

For MOD-10 counter

$$2^3 \geq 10$$

$$8 \geq 10 \times$$

$$2^4 \geq 10$$


$$16 \geq 10 \checkmark$$

so 4 flip flops.

## — MOD 6 Counter —

$$2^n \geq 6$$

$$2^3 \geq 6 \checkmark$$



| CLK |     |     |     |     |     |     |   |
|-----|-----|-----|-----|-----|-----|-----|---|
|     | 0   | 1   | 0   | 1   | 0   | 1   | 0 |
|     | 0   | 0   | 1   | 1   | 0   | 0   | 0 |
|     | 0   | 0   | 0   | 0   | 1   | 1   | 0 |
|     | (0) | (1) | (2) | (3) | (4) | (5) |   |

RESETS ←  
as output will become 110.

## — BCD / DECADE COUNTER —

→ It counts from 0 to 9  
→ it means MOD-10 counter

|   | Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> |
|---|----------------|----------------|----------------|
| 0 | 0              | 0              | 0              |
| 1 | 0              | 0              | 1              |
| 2 | 0              | 1              | 0              |
| 3 | 0              | 1              | 1              |
| 4 | 1              | 0              | 0              |
| 5 | 1              | 0              | 1              |
| 6 | 1              | 1              | 0              |

We have to make

MOD-6 Counter means

from 0-5 so at 6

our counter should RESET bits as to count all 9 we will req.

Therefore when Q<sub>2</sub>=1, Q<sub>1</sub>=1

& Q<sub>0</sub>=0 the NAND gate

will give output ZERO

which RESETS the counter

using CLR.

$$2^3 \geq 10 \times, 2^4 \geq 10 \checkmark$$

→ So 4 flip flops are required!

→ We can also calculate this thru no. of

our counter should RESET bits as to count all 9 we will req.

4-bits so each no. of bits = no. of flip flops

$$Q_3, Q_2, Q_1, Q_0$$

0 0 0 0

1 0 0 0

2 0 0 1

3 0 0 1

4 0 1 0

5 0 1 0

6 0 1 1

7 0 1 1

8 1 0 0

9 1 0 0

recycles  
back to  
0000.


9 1 0 0 1

10 1 0 1 0




# SYNCHRONOUS COUNTERS

## — 2-Bit SYNCHRONOUS COUNTER (JK Flip/flop) —



- Step#01: Identify no. of bits & flip/flop
- Step#02: Write excitation table of flip flop
- Step#03: Make state diagram & state table
- Step#04: Solve boolean expression
- Step#05: Make Circuit



### EXCITATION TABLE —

— [ JK Flip Flop ] —

— (Characteristic Table) —

| $Q_n$ | J | K | $Q_{n+1}$                          |
|-------|---|---|------------------------------------|
| 0     | 0 | 0 | 0                                  |
| 0     | 0 | 1 | 0                                  |
| 0     | 1 | 0 | 1                                  |
| 0     | 1 | 1 | 1 → complement of $Q_n$ as $J=K=1$ |
| 1     | 0 | 0 | 1                                  |
| 1     | 0 | 1 | 0                                  |
| 1     | 1 | 0 | 1                                  |
| 1     | 1 | 1 | 0                                  |

→ For n-bit counter maximum propagation delay is  $n \times t_{pd}$   
↳ no. of counters

→ Max Frequency of CLK =  $\frac{1}{n \times t_{pd}}$

→ Max Frequency  $f \leq \frac{1}{n \times t_{pd}}$  [by using this condition we can still see decoding errors so we use a decoder and provide the CLK signal to enable of decoder to get correct output]

## Excitation Tables-

Step#01  $\rightarrow n=2$  bits, Flip Flop = JK


| $Q_n$ | $Q_{n+1}$ | J | K |
|-------|-----------|---|---|
| 0     | 0         | 0 | X |
| 0     | 1         | 1 | X |
| 1     | 0         | X | 1 |
| 1     | 1         | X | 0 |

On or  $Q_{n+1}$  0  
to zero  
age to 1  
J=0 and  
K=1  
depend nhi krenge so  
 $\rightarrow$  don't care.

Step#02  $\rightarrow$

| $Q_n$ | $Q_{n+1}$ | J | K |
|-------|-----------|---|---|
| 0     | 0         | 0 | X |
| 0     | 1         | 1 | X |
| 1     | 0         | X | 1 |
| 1     | 1         | X | 0 |

JK-Flip Flop



## Characteristic Table

| $Q_n$ | $Q_{n+1}$ |
|-------|-----------|
| 0     | 0         |
| 0     | 1         |
| 1     | 0         |
| 1     | 1         |

State Table  $\rightarrow$  This consist of

$\hookrightarrow$  Present State

$\hookrightarrow$  Next State

$\hookrightarrow$  Inputs of Flip Flop

| present |       | next state $\rightarrow$ by using state diagram |         |       |       |       |       |
|---------|-------|---|---------|-------|-------|-------|-------|
| $Q_1$   | $Q_0$ | $Q_1^+$   | $Q_0^+$ | $J_1$ | $K_1$ | $J_0$ | $K_0$ |
| 0       | 0     | 0   | 1       | 0     | X     | 1     | X     |
| 0       | 1     | 1   | 0       | 1     | X     | X     | 1     |
| 1       | 0     | 1   | 1       | X     | 0     | 1     | X     |
| 1       | 1     | 0   | 0       | X     | 1     | X     | 1     |


## Excitation Table

| $Q_n$ | $Q_{n+1}$ | D |
|-------|-----------|---|
| 0     | 0         | 0 |
| 0     | 1         | 1 |
| 1     | 0         | 0 |
| 1     | 1         | 1 |




Step#04 → Boolean expression  
for  $J_1, K_1, J_0, K_0$


— 3-bit Synchronous —  
Counter




$$J_1 = Q_1$$



$$K_1 = Q_0$$





$$J_0 = 1$$



$$K_0 = 1$$

→ no. of flip flops = 3 (JK flip flops)

| $Q_n$ | $Q_{n+1}$ | J | K |
|-------|-----------|---|---|
| 0     | 0         | 0 | X |
| 0     | 1         | 1 | X |
| 1     | 0         | X | 1 |
| 1     | 1         | X | 0 |



| $Q_2$ | $Q_1$ | $Q_0$ | $Q_2^+$ | $Q_1^+$ | $Q_0^+$ | $J_2 K_2$ | $J_1 K_1$ | $J_0 K_0$ |
|-------|-------|-------|---------|---------|---------|-----------|-----------|-----------|
| 0     | 0     | 0     | 0       | 0       | 1       | 0 X       | 0 X       | 1 X       |
| 0     | 0     | 1     | 0       | 1       | 0       | 0 X       | 1 X       | X 1       |
| 0     | 1     | 0     | 0       | 1       | 1       | 0 X       | X 0       | 1 X       |
| 0     | 1     | 1     | 1       | 0       | 0       | 1 X       | X 1       | X 1       |
| 1     | 0     | 0     | 1       | 0       | 1       | X 0       | 0 X       | 1 X       |
| 1     | 0     | 1     | 1       | 1       | 0       | X 0       | 1 X       | X 1       |
| 1     | 1     | 0     | 1       | 1       | 1       | X 0       | X 0       | 1 X       |
| 1     | 1     | 1     | 0       | 0       | 0       | X 1       | X 1       | X 1       |

For  $J_2$ :

| $Q_2 Q_1$ | 0 | 1 |
|-----------|---|---|
| 00        | 0 |   |
| 01        |   | 1 |
| 11        | X | X |
| 10        | X | X |


$$J_2 = Q_1 Q_0$$

For  $K_2$ :

| $Q_2 Q_1$ | 0 | 1 |
|-----------|---|---|
| 00        | X | X |
| 01        | X | X |
| 11        |   | 1 |
| 10        |   |   |

$$K_2 = Q_1 Q_0$$

→ Construction:



For  $J_1$ :

| $Q_2 Q_1$ | 0 | 1 |
|-----------|---|---|
| 00        |   | 1 |
| 01        | X | X |
| 11        | X | X |
| 10        |   | 1 |

$$J_1 = Q_0$$

For  $K_1$ :

| $Q_2 Q_1$ | 0 | 1 |
|-----------|---|---|
| 00        | X | X |
| 01        | X | 1 |
| 11        |   | 1 |
| 10        | X | X |

$$K_1 = Q_0$$

— For  $n$ -bit SYNCHRONOUS COUNTER —

$$J_0 = K_0 = 1$$

$$J_1 = K_1 = Q_0$$

$$J_2 = K_2 = Q_1 Q_0$$

$$J_3 = K_3 = Q_2 Q_1 Q_0$$

$$J_4 = K_4 = Q_3 Q_2 Q_1 Q_0$$

$$\vdots$$

For  $J_0$ :


| $Q_2 Q_1$ | 0 | 1 |
|-----------|---|---|
| 00        | 1 | X |
| 01        | 1 | X |
| 11        | 1 | X |
| 10        | 1 | X |

$$J_0 = 1$$

For  $K_0$ :

| $Q_2 Q_1$ | 0 | 1 |
|-----------|---|---|
| 00        | X | 1 |
| 01        | X | 1 |
| 11        | X | 1 |
| 10        | X | 1 |

$$K_0 = 1$$



$n$ -bit Synchronous Counter



→ Max propagation delay

$$T_{pd}(FF) + (n-2)T_{pd}(\text{AND gate})$$

↳ n = no. of flip

$$\text{Max CLK frequency} = \frac{1}{\text{Max } t_{pd}}$$

For  $J_2$ :

| $Q_2 Q_1 Q_0$ | 0 | 1 |
|---------------|---|---|
| 00            | 1 |   |
| 01            |   |   |
| 11            | X | X |
| 10            | X | X |

For  $K_2$ :

| $Q_2 Q_1 Q_0$ | 0 | 1 |
|---------------|---|---|
| 00            | X | X |
| 01            | X | X |
| 11            |   |   |
| 10            | 1 |   |

$$\bar{J}_2 = \bar{Q}_1 \bar{Q}_0$$

$$K_2 = \bar{Q}_1 \bar{Q}_0$$


Bacpki bhi isi toha nikal jayeng k-map se

$$\bar{J}_1 = K_1 = \bar{Q}_0$$


$$\bar{J}_0 = K_0 = 1$$

3bit  
— DOWN COUNTER —

→ Excitation table previous one.




| $Q_2 Q_1 Q_0$ | $Q_2^+ Q_1^+ Q_0^+$ | $\bar{J}_2 K_2$ | $\bar{J}_1 K_1$ | $\bar{J}_0 K_0$ |
|---------------|---------------------|-----------------|-----------------|-----------------|
| 1 1 1         | 1 1 0               | X 0             | X 0             | X 1             |
| 1 1 0         | 1 0 1               | X 0             | X 1             | 1 X             |
| 1 0 1         | 1 0 0               | X 0             | 0 X             | X 1             |
| 1 0 0         | 0 1 1               | X 1             | 1 X             | 1 X             |
| 0 1 1         | 0 1 0               | 0 X             | X 0             | X 1             |
| 0 1 0         | 0 0 1               | 0 X             | X 1             | 1 X             |
| 0 0 1         | 0 0 0               | 0 X             | 0 X             | X 1             |
| 0 0 0         | 1 1 1               | 1 X             | 1 X             | 1 X             |



→ Bidirectional counter

3-bit Up/down Synchronous Counter

BCD COUNTER




UP/down

job: UP/down = 1 then upper state gates change

→ no. of flip flops = 4

| $Q_n$ | $Q_{n+1}$ | J | K |
|-------|-----------|---|---|
| 0     | 0         | 0 | X |
| 0     | 1         | 1 | X |
| 1     | 0         | X | 1 |
| 1     | 1         | X | 0 |



| $Q_3 Q_2 Q_1 Q_0$ | $Q_3^+ Q_2^+ Q_1^+ Q_0^+$ | $J_3 K_3$ | $J_2 K_2$ | $J_1 K_1$ | $J_0 K_0$ |
|-------------------|---------------------------|-----------|-----------|-----------|-----------|
| 0 0 0 0           | 0 0 0 1                   | 0 X       | 0 X       | 0 X       | 1 X       |
| 0 0 0 1           | 0 0 1 0                   | 0 X       | 0 X       | 1 X       | X 1       |
| 0 0 1 0           | 0 0 1 1                   | 0 X       | 0 X       | X 0       | 1 X       |
| 0 0 1 1           | 0 1 0 0                   | 0 X       | 1 X       | X 1       | X 1       |
| 0 1 0 0           | 0 1 0 1                   | 0 X       | X 0       | 0 X       | 1 X       |
| 0 1 0 1           | 0 1 1 0                   | 0 X       | X 0       | 1 X       | X 1       |
| 0 1 1 0           | 0 1 1 1                   | 0 X       | X 0       | X 0       | 1 X       |
| 0 1 1 1           | 1 0 0 0                   | 1 X       | X 1       | X 1       | X 1       |
| 1 0 0 0           | 1 0 0 1                   | X 0       | 0 X       | 0 X       | 1 X       |
| 1 0 0 1           | 0 0 0 0                   | X 1       | 0 X       | 0 X       | X 1       |



For  $J_3$ :

| $Q_3 Q_2$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        |    |    |    |    |
| 01        |    |    | 1  |    |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |


$$J_3 = Q_2 Q_1 Q_0$$

For  $K_3$ :

| $Q_3 Q_2$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | X  | X  |
| 01        | X  | X  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$K_3 = Q_0$$

$$J_0 = K_0 = 1$$



For  $J_2$ :

| $Q_3 Q_2$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        |    |    | 1  |    |
| 01        | X  | X  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        |    |    | X  | X  |

$$J_2 = Q_1 Q_0$$

For  $K_2$ :

| $Q_3 Q_2$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | X  | X  |
| 01        |    |    | 1  |    |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$K_2 = Q_1 Q_0$$

→ If counter is in one of the unused state & if it comes back to one of the valid states after one or more clocks then it is self correcting & no modification is required!

For  $J_1$ :

| $Q_3 Q_2$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        |    | 1  | X  | X  |
| 01        |    | 1  | X  | X  |
| 11        | X  | X  | X  | X  |
| 10        |    |    | X  | X  |

$$J_1 = \bar{Q}_3 Q_0$$

For  $K_1$ :

| $Q_3 Q_2$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00        | X  | X  | 1  |    |
| 01        | X  | X  | 1  |    |
| 11        | X  | X  | X  | X  |
| 10        | X  | X  | X  | X  |

$$K_1 = Q_0$$



# Sequence Counter

0, 3, 5, 6, 0

→ Construction:

after modification

as it requires 3-bits so  
no. of flip flops = 3




↳ remaining states will be don't care terms.

Step#06: Check for lockout condition

| $Q_2, Q_1, Q_0$ |   |   | $D_2, D_1, D_0$ |   |   |
|-----------------|---|---|-----------------|---|---|
| 0               | 0 | 0 | 0               | 1 | 1 |
| 0               | 1 | 1 | 1               | 0 | 1 |
| 1               | 0 | 1 | 1               | 1 | 0 |
| 1               | 1 | 0 | 0               | 0 | 0 |

| For $D_2$ : |   |   | For $D_1$ : |   |   | For $D_0$ : |   |   |
|-------------|---|---|-------------|---|---|-------------|---|---|
| 00          | 0 | 1 | 00          | 0 | 1 | 00          | 0 | 1 |
| 01          | X | 1 | 01          | X |   | 01          | X | 1 |
| 11          |   | X | 11          |   | X | 11          |   | X |
| 10          | X | 1 | 10          | X | 1 | 10          | X |   |



present state &  $D_2, D_1$  Do likehenge prior unke moded se next state.

It is not self correcting!

$D_2 = Q_0$        $D_1 = \bar{Q}_1$        $D_0 = \bar{Q}_2$



Step 4: Elimination of lockout condition

→ Generate the reset pulse when counter goes in invalid state

→ The RESET input should bring the counter in any one of the valid state.


Invalid states

| $Q_2$ | $Q_1$ | $Q_0$ | $R \rightarrow \text{Reset}$ |
|-------|-------|-------|------------------------------|
| 0     | 0     | 1     | 1                            |
| 0     | 1     | 0     | 1                            |
| 1     | 0     | 0     | 1                            |
| 1     | 1     | 1     | 1                            |

$J_0, J_1, J_2, J_3$   
 $2' \quad 0 \quad 0 \quad 4 \quad 6$   
 $2 \quad 1 \quad 2 \quad 2'$

| $Q_2, Q_1$ | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| $Q_0$      |    | 1  |    | 1  |
| $Q_0$      | 1  |    | 1  |    |

$$\bar{R} = Q_2 \oplus Q_1 \oplus Q_0$$



State diagram!