

CHP#07

jaha input 1
hoga waha se
start krenge



(SR LATCH)


→ in sequential circuits we have a memory element which is used to store previous output.

→ The basic storage element is called LATCH.

SR-LATCH can be two types

1. NOR
2. NAND

Reset — means output = 0



Set → means output = 1

if $S = 1$ then output $Q = 1$


if $R = 1$ " " " $Q = 0$

T.T for NOR gate


A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

→ when A is 1 then X is always 0 no need to check B.

Case #01: $S = 0, R = 1$ then $Q = 0, \bar{Q} = 1$




if we remove input then output will remain same
→ i.e $S = 0, R = 0$




$S = 0, R = 0, Q = 0 \& \bar{Q} = 1$
→ Memory.

Case #02: $S = 1, R = 0, Q = 0 \& \bar{Q} = 1$



removing input.




$S = 0, R = 0, Q = 1, \bar{Q} = 0$
→ Memory

Case #03: $S=1, R=1, Q=0, \bar{Q}=0$

— (Not used in NAND) —

$$Q = \bar{Q} (X)$$



remaining inputs

$$S=0, R=0, Q=0 \& \bar{Q}=0$$

je job ayega jab \bar{Q} se start karein

$$S=0, R=0, Q=1, \& \bar{Q}=0$$

when we start our analysis

from Q .

So this case #03 is NOT USED in SR LATCH! as it is not storing the previous values.

S	R	Q	\bar{Q}
0	0	Not Used!	
0	1	1	0
1	0	0	1
1	1	Memory as before	

↳ memory state in NAND



↳ if we want to get memory

we will set both S & R to 1.


memory state in NOR

S	R	Q	\bar{Q}
0	0	Memory (as before)	
0	1	0	1
1	0	1	0
1	1	Not used!	

— (GATED SR-LATCH) —



The gate SR latch control the input states means when $E=1$ only then Q & \bar{Q} are changed else if $E=0$ then S & R also bems 0 & memory state is availed.




R' & S' are normal inputs to latch and S & R are external inputs which will be used to change the memory.

E	S	R	Q	\bar{Q}
0	x	x	Memory	Memory
1	0	0	0	1
1	1	0	1	0
1	1	1	1	1


E	S	R	Q	Q'
0	x	x	Memory State	
1	0	0	Memory State	
1	0	1	0	1
1	1	0	1	0
1	1	1	1	0

→ Not Used!

Using NAND GATES
this is ACTIVE-HIGH



We can provide clock to enable to control the output states. As SR latch immediately responds to inputs so Q & \bar{Q} are change therefore we use clock.




When clock is high low it will give memory. Clock is like a control input.

U-210-200

It responds to input only on flip-flop transitions.

→ the edge
finger lip flop


only at this time



hai k jach clock on krog h

hasketi hau. Therefore it cannot ↑

circuits

[illegible]

0	0	Not used
0	1	1 0
1	0	0 1
1	1	Memory

Difference b/w latch & FlipFlop When CLK = 0

$$S^* = \bar{S} + \bar{0} = 1$$

→ iski value kuch bhi ho ans 1 hi aayga



$$R^* = \bar{R} + \bar{0} = 1$$

→ NAND separator we will get memory

latch mein inputs S & R ko control krne k liye enable input hota hai jo clock nhi hota.

& it is sensitive to level trigger.


means states are only changed when enable is high.



→ -ve edge trigger flip flop.

→ this is called dynamic input indicator

Jab enable ki jaga CLOCK use hoga or ye edge triggering k liye sensitive hai.




$$S^* = (\bar{S} \cdot \bar{CLK}) = \bar{S} + \bar{CLK}$$

$$R^* = (\bar{R} \cdot \bar{CLK}) = \bar{R} + \bar{CLK}$$


CLK	S	R	Q	Q-bar
0	x	x	Memory	Memory
1	0	0	Memory	Memory
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used!	Not used!

II - FLIP FLOP




The D input is a synchronous input bcz data on the input are transferred to the flip flop's output only on the triggering edge of the clock pulse.

→ The flip flop cannot change the state except on the triggering edge of a CLK pulse.



JK Flip Flop
 It can be used to get outputs
 on Not used states.



S R flip mein hamesha S or R
 ek doosre k complement hote hai
 k humare ek hi input dediyega
 2 k bajaye.

CLK	D	Q
1	0	X
↑	0	0 → RESET
↑	1	1 → SET

means from High to Low
 neg toggling k time kisi same hi hoga.

CLK	J	K	Q	Q̄	Memory
↑	0	0	Q	Q̄	Memory
↑	0	1	0	1	RESET
↑	1	0	1	0	SET
↑	1	1	Q̄	Q	Toggle

previous state ka complement

Q = Output level prior to clock transition

neg edge toggling
 flip flop

