Day_

CHAPTER # 02

· VON NEUMANN DACHITECTURE:
- The classical von neuman architecture consist of
6 Main Memory consist of adlection of locations
4 Main Memory consist of adlection of locations
wed for strong instruction & data
4 CPV is divided in control anit & ALU.
CU - decides which instr. to execute thru a
program counter registes.
ALU > responsible for executing actual insk.
CPU contains register which contains state of a program
CPV contains register which contains state of a program
A von neuman madiune executes a single insto. ata
time & each inch appearter on only a few pieces
of data.
of data. Transfer of data from mem to CPU is called Jetch or read.
fetch or read.
Transfer of data from CPV to memory is called written to mem or stored.
written to mem or stored.
CPU
senister control registes
Liplexconnect
THE COVINE

Page No.

Day Date Mattilevel the cacher don't diplicate information that's The seperation of nem and CPV is often called available in another level. When data is needed by Van Neuman bottleneck, since the intereornact cav, it searches from top to bottom & then in main mem. determines the rate at which instr & data can -> of the data is bund in the cache it's called be accessed. Thesefore the rate of data transfer cache hit or cal hit or hit. through interconnected bus is way slower then the - 91 not pund then cache miss (1 miss / miss. CPU's processing speed. CPU - 9 a value in cache is updated, the val in SOLUTION & cache & main mem are inconsistent. Two approach (Using cache memory which are fast & close to CPV. to deal with this ? @ Pipelining 1.e to break down inst into stages 4 Write - through caches, the line is written to Pasallelism i.e to use multiple processing main mem when it is written to the cache. 4 Write-back eaches, he data isn't written "THE BASICS OF CACHING" immediately. Rather, the updated data is marked (disty, and when the cache line is replaced by Cache is a collection of memory locations that earn be a new cache line from memory, the dirty line accessed in less time than some other memory locations. 4 The principle that an access of one location is followed is written to memory. by an access of a nearby loc us called locality. " CACHE MAPPINGS 4 Neosby location - Spatial locality 4 Location to be used in near future - Temporal locality n-way set Associative Fully Associative Coche Block [Lines : Memory access will effectively Sisect Mapping 1) Direct Mapping; at k sable loc bared now to empty space 3 years hote by operate on blocks of data and instr instead of single data ilem / inst. -> 15 mein hum har ek block of main memory ko ek fixed Levels of Cache: Cache is usually divided into levels. cache line assign kødete hai. Assign køne k lige ne use OLI, L2, L3. ---LI being the smallest & the fastest. K mod n, where K= Block No. e n = line no.

Jee main memory mein Isames hole he hat hat line of black I frame leasi	Date	Day				
Date	Mar Maran	· Firding Address in Cache				
Cache de moit mein inmein	Main Memory	7616	Tag	line	Block (VH.
de vogt mein inmein Troi ele hi cayega.	Talas (1) 8.	Tag line No Block Olbet	001			- plan
Lo Bo Bx B8 B12 -B23	(No) (W) (N2) (W3)	/ 3bits 2bits 2bits	001		01	+ W20
L, B, B5 B7 B13 -829	w. w. w. w. B.	Solis Lotal B blocks	001			
Lz Bz B6 B0 BH - B30	wo wa Wio Wil Bz	ek line mei total 8 blacks mein se kei bhi aasakta hai				W22
L3 B3 B7 B11 B5 - B51	W12 W13 W14 W15 B3	To church la 3 bills age has	001	01	()	Duzz
16 words		The Mount in		10		b words
line Size = Blake Size	W12 1 WES W122 W127 B31	find the		iska	mein mein	che ki
	128 Words			L1 me	ein Bs	paraho
16 2 4	Each black have 4 words.	¿ Fully Associative Mapping :				
2 . 0 and 4 - 0	-> Ismein Rol the black Rahl par bu adsakta hall					
Bo > 0 mod 4 = 0	- Ismein hits to 3 yada hojate hai lekn no of comparcions					
Bz + 2 mod 4 = 2	to check that whether a block is present in cache is equ					
B3 - 31 mod 4 = 3	to total no of lines.					
N Not the Re cools and days	to up 11 min jayega.	-				
· Ab jab hhi Bi cache mein joyega Sob blocks ki location fixed kidi	hai	3 N- Klay Associative Magai	ng:			
SOB BILLES RI WELLOW JEREN ROCK	-> N ki value humein given hogi like 2-way, 4-way, n-way					
E di Pini I A Hour in Mai	associative mapping.					
Finding Physical Address in Main M						
As we have total 120 words so n	-> Hum opne coche bo n sets meindivide leaderge					
Store the address of 128 words =	K mad C () have seen go bick found of					
Black Number Block - Mysical Hold.	2 214 (5'10) Re basis par ayega i 176 de sei men					
5 bits 2 bits	Main memory se cache mein jo block/ same ayega wo K mod S (set no) ki basis par ayega. Ab ek set mein 2,3,4, kitmi bhi lines ho sakti hai ab aga koi block					
7 bits	so mein stare have how to we so ke kisi bhi block mein					
0001010	hosakto hai.					
3 2 2 (block of = 2) Block no = 2 5el 42 od index Page No.	TO A SERVICE	7				
Page No.	Tag Set No B offset Page No.					
		Thits 16its 2 bits				-

Date Day	Date Day
"HARDWARE MULTITHREADING"	o Coarse- Grain Parallelism: Relatively larger amount
	at computational work is done the communication
It is used to improve the performance of processors	& sync events.
by allowing them to execute multiple threads of a program	4 Tasks are divided into larger units, such as white
Simultaneously.	function, process of independent computations.
	4 Larges independent chanks of computation being
Granulacity:	4 Larges independent chanks of computation being processed in 11.
It is the sation of computation to communication.	4 Lower overhead compared to fine-grain bez syn
Periods of computation are typically seperated from	go case is cess jo expect.
periods of communication by synchronization events.	is Programs run for longer period of fime.
Fire-grain Parallelism: Relatively small ormounts of	4 Hardes to load balance efficiently.
computational work are done 6/10 communication events	
+ Tasks are broken down into very small units of computation.	The cost of the co
and see the task are small there is frequent communication	The state of the s
in terms of managing the lism.	
4 Eq. Pipeling within CPUS, multithreading within loops.	Computation
4 Facilitates load balancing as it focuses more on distribut	
he task among all cores, it gives less opportunity for	Thread-level / ism:
pesformance enhancement.	Attempts to provid Usem theu simultaneous execution
	of diff knoweds, it provides a courses-grained
Instruction level lism emploit the	1) Usm than ILP. threads are larges as coarses than
by executing multiple instr per e	In the the fines-grained units.
cycle using techniques tike superscalar execution ox	
(Procuring	
Computation Page No.	Page No.

& Hardware Multithreading :

Provider a means for system to continue doing useful work when the tack being currently execut has stalled for example, if the current tack has to wait for data to be leaded from memory. For his system must support very rapid switching blu threads.

His thready ofter each instr., spipping threads that are stalled. Longer threads may have to wait for longer period of time.

Ascends that are stalled vailing for a time-consimise operation to complete leg: lead from main memory) is Simultaneous Multithreading - or SMT is a variation on fine-grained multi-g. It attempts to exploit

make use of multiple functional units.

"Preferred threads" - threads that have many took ready to