


# [MAIN MEMORY] CHAPTER # 09


- Agar CPU ko main memory se data load kare  
apne pass loana hota hai to us mein 1 clock se  
3yaala time lagsakta hai due to transfer of data  
thru memory bus.
- Jab tak data nahi milta CPU ko stall (wait) kora  
parega.
- Isi fast access ke liye "cache" built ho sakti hu.
- We need to ensure that each process access  
only its own memory.
- "Separate - per process" memory  
space protects the process from  
each other. Or iski gase hum ek waqt mein multiple process ko  
memory mein store kar sakte hai.
- The protection is provided by two registers.
- Base register: holds the smallest  
legal physical memory address.
- Limit Register: specifies the size of the range.

Example

Base = 300040 & limit = 120900.

Now the range for memory is  $(300040 - 420939)$   
Inclusive





→ Agr kou bhi user program in meinse koi bhi condition fail karta hoga to OS will issue a "trap"

→ The base & limit registers can only be loaded by OS. They are high privilege instr., only be executed in Kernel mode.

#### "ADDRESS BINDING"

Address binding of instr. & data to memory address can happen at three different stages.


1) Compile Time: If you know at compile time where the process will reside, then "absolute code" is generated.

2) Load Time: If it is not known at compile time where the process will reside in memory, then compiler must generate relocatable code. Final binding is delayed until load time. Agr starting address change hoga to hum bs starting mein user code addl like req location par copy henge.

③ Execution Time of process can be moved from one memory to another during execution, then binding must be delayed until run time.

### "LOGICAL VS PHYSICAL ADDRESS SPACE"


- An address generated by CPU is known as logical Address.
- An address seen by memory unit is Physical Address which is loaded into memory-address register.
- Logical address also referred as virtual address
- Logical Address Space is the set of all logical addresses generated by a program.
- Physical Address Space is the set of all physical addresses generated by a program.



- The run-time mapping from virtual to phy addr is done by a hardware device memory management unit (MMU)
- There are many methods for mapping.
- A simple scheme is in which the address generated by a user program that is a logical address is added to relocation register (base register)

then sent to memory.

→ the user program only deals with physical address, it never sees physical addrs.



Range for logical (0 to max)

Range for physical ( $R+0$  to  $R+\text{max}$ ),  $R$  = base value.

#### "DYNAMIC LOADING"

- The entire program <sup>not</sup> needs to be in memory to execute.
- Routine (functions) is not loaded until it is called.
- Better memory-space & utilization; unused routine never loaded.
- All routine kept on disk in relocatable load format.
- Advantage: When large amount of code are needed to handle infrequently.

## "DYNAMIC LINKING"

- Dynamically linked libraries (DLLs) are system libraries that are linked to user programs when programs are run.
- Static Linking : system libraries & program code combined by the linker into the binary program image.
- In Dynamic linking , linking is postponed until execution time.
- Advantage:
  - ↳ Saves memory
  - ↳ These libraries can be shared among multiple processes , so that only one instance of DLL in main memory. Therefore they are also called shared libraries.
- Small piece of code , stub , used to locate the appropriate memory-resident library routine.
  - ↳ Ensures dynamic loading/linking.




## "CONTIGUOUS MEMORY ALLOCATION"

- Main memory is divided into two parts.
  - ↳ OS usually held in low memory with interrupt <sup>high</sup> memory.
  - ↳ User process held in high memory.
- In CMA each process is contained in a single section of memory that is contiguous to section containing the next process.


### • MEMORY PROTECTION:

- We can protect memory by using the base/limit registers discussed previously.
- In every context switch of process the base & limit registers values are also changed.



### • MEMORY ALLOCATION:

- Each process is given variable size according to its need.
- In this variable partition the OS keeps a table indicating which part of memory are available and which are occupied.
- Initially all memory is available & considered one large block, a "hole".
  - ↳ holes of various sizes are scattered throughout memory.



- Degree of multiprogramming limited by no. of partition.
- When a process arrives, it is allocated memory from a hole large enough to accommodate it.
- Agar koi process memory free hota hai wo wapsi holes mein convert hojata hai. Or agar unlike adjacent bhi holes hote hain wo unke saath combine hojayega.
- Dynamic Storage Allocation Problems:
  - ↳ Satisfying request of "n" size from a list of free holes.
  - ▷ First Fit: Jo phela ~~en~~ hole mile us process allocate kro. Searching can start from either at beginning of the set of holes or at the location where previous first-fit search ended.
  - ▷ Best Fit: Allocate the smallest hole that is big enough.
  - ▷ Worst Fit: Allocate the largest hole. More useful than best fit. Yeh koi large hole mein jab process allocate hogi to koi i jo memory bachege wo hole mein convert hojayegi or wo zyada bora hole banega.

~~Best fit memory allocation lost no fragmentation. 1/3 may be unusable. This property is 50% rule.~~

- Best & first fit better for in terms of decreasingly increasing size.
- Worst fit better in terms of storage utilization
- First fit better for is generally faster.


## FRAGMENTATION:


- External Fragmentation:
- Both first & best fit suffer from external fragmentation.
- In Contiguous memory allocation we can use two methods:
  - 1) Variable Size Partitioning
  - 2) Fixed Size Partitioning:  
→ left over space can be reused again.

Variable Size Partitioning: Q3 mein hum ekna hi block of memory allocate kerte hain jiska required hota hai by a process.

- Variable size mein we can get external fragmentation " → "total memory space exist to satisfy a request but it is not contiguous"
- We have 4 process & we have to allocate memory according to the first, best & worst fit.

$$P_1 = 300, P_2 = 25, P_3 = 125, P_4 = 50$$





→ Worst fit visible size mein acha kaam kota hai  
 q k ags hum largest block choose kerenge to bache wala block bhi basa hi hogा or wo reuse hone ki possibility zyada hai. Ags Best fit ase hote hai to remaining block hort small hota hai or wo use hone ki prob bhot kam ho jaati hai

### Fixed Size Partitioning:

- Is mein hum apni memory ke certain no. of memory blocks mein divide karlete hain. Or har block ka size same ya different hotsakta hai depends on machine.
- Lekin ags ek process ke 50KB chalayi or memory mein 100KB mijood hain to use 100KB assign hoga or baagi 50KB unused rhega. This is internal fragmentation.  
 "Allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used."


→ Yaha par Bestfit acha hota hai.

### • Compaction:

- External fragmentation can be reduced by compaction.
- Shuffle memory contents to place all free memory together in one large block.
- Compaction is possible only if reallocation is dynamic and is done at execution time.

"PAGING" → no external fragmentation but have internal fragmentation.

- It is non-contiguous memory allocation.
- The physical memory is partitioned into fixed size of equal blocks called frames.<sup>or main memory</sup>
- The process memory is also divided into fixed size of equal blocks called pages.
- The size of page and frame are equal.
- Jab bhi kisi process ke main memory mein load karna hoga to uske pages ke load hardenge frames me.
- Every address generated by CPU is divided into two parts : a page number (p) & a page offset (d).




page no.

page offset

→ particular frame mein kis jaga jaoma hai ye address hai.

~~Disadvantage~~: We need to remember the offset of every frame in our page table in which our pages are stored. There is also internal fragmentation. Memory access time is doubled therefore cost is.


- Has process ka ek page table hota hai. Or we page table mein ek  $i^{th}$  page kis (frame no.  $k$ ) satth mapped hai wo store hota hai. whose address of that frame




- Following steps taken by MMU to translate logical addrs to phys addrs. physical mem
- ① Extract page no. 'p' & use it as an index into page table
- ② Extract corresponding frame no. 'f' from page table
- ③ Replace page no. 'p' in logical address with frame no. f.

→ The size of a page is power of 2.

→ If the size of logical address space is  $2^m$  and a page size is  $2^n$  bytes, then high order " $m-n$  bytes" of logical address designate page no. & lower  $n$  bit page offset.




size of  $n$  bit then size of  
main memory is  $2^n \times$  size of each frame  
to find address  $\rightarrow 2^n \times 2^m$



$2^n = 8$  bits for logical  
address.

→ Logical address:  $n=2$ , ( $m=4$ ). Using a page size  
4 bytes and a physical memory of 32 bytes 18 pages

See figure 9.10



(a) Logical Address: 0

[00|00]

pg# 0, offset: 0

page # 0 is in frame 5.

each frame is of 4 bytes so base  
address of frame 5 will be.  $5 \times 4 = 20$   
 $20 + \underbrace{0}_{\text{offset}} = 20 \rightarrow$  physical address.

(b) logical address: 3

[00|11]

pg# 0 offset: 3 page # 0 is in frame 5.

so  $(5 \times 4 + 3) = 23$  physical addrs.

(c) logical address: 4

[01|00]

pg# 1 offset: 0

page # 01 is in frame 6

$(6 \times 4 + 0) = 24$

(d) logical address: 13

[11|01]

pg# 3 offset: 1

page # 03 is in frame 2

$(2 \times 4 + 1) = 9$

$$\left. \begin{array}{l} \text{Memory} = n \times (\text{size of location}) \\ 64\text{ KB} = n \times 1\text{ B} (\text{suppose}) \\ n = 64\text{ KB}/1\text{ B} \Rightarrow n = 64\text{ K} \end{array} \right\} \quad \begin{array}{l} 64\text{ K} = 64,000 \\ = 2^6 \times 2^{10} \\ = 2^{16} \xrightarrow{\text{16 bits}} \text{required to represent a memory of } 64\text{ KB} \end{array}$$

→ jinhe page size kam hoga extra internal fragmentation kam hoga but no of pages bhi gayega or page table

$$32\text{ B} = n \times 4 \\ n = 8$$

- Example: A page have size 2048 bytes and a process have size 72,766 bytes. It will need 36 pages + 1086 byte to accomodate mean 36 mes. In 36 mein se 35 mein internal fragmentation nahi hoga lekin last wale mein kuch 1086 bytes hai or ek frame 2048 bytes ka hai to internal fragmentation of 962 bytes.
- Agar koi esa process hai jise n pages + 1 byte chahiye hoga to uske next frames allocate honge or ek frame ka almost internal fragmentation hoga.

→ Frame Table: OS keeps tracks of all details of physical memory like - allocated frames, free frames, total frames & so on in a data structure called frame table.

Q: Why paging increases context switch time?

Because when a process is switched out, its entire page table must be saved & restored. This involves updating the page table base registers, which can be time consuming especially if process has a large page table.

- Har ek process ka alog page table bnta hai.  
Ki base value ek register mein store hoti hai
- The page table is kept in main memory, and a page table base register (PTBR) points to the page table.
- Ab agr context switch karna ha to sifir is register ki val change hoga paaa PT load unload nhi karna padega

### ► Translation Look Aside Buffer:

Why needed?



↳ To get any data from the memory first we need to traverse the page table from its base value to the required page, then that ~~page~~ frame no. combined with page offset to get desired place in memory. Here two memory access are need to access data, thereby memory access is slowed down which is intolerable in most circumstances.

Solution :-

↳ To stop the access of main memory two times we use special, small, fast lookup hardware cache called translation look aside buffer (TLB), a high speed memory.

- Consist of two parts a key (page #) & a value (frame #)
- TLB contains ~~only~~ only few page table entries.
- When LA is generated by CPU, the TLB first checks if page no. is present in the TLB. Agar mil jata hai to it can directly access memory, this is called TLB hit.

each page no. can be represent by 2<sup>22</sup> bits  
so total no. of pages = 2<sup>22</sup> = 4M



$$\begin{aligned} 2^{33} &= 2^3 \times 2^{30} \\ &= 8 \times 1G \\ &= 8G \times \frac{\text{size of each location}}{1024} \\ &= 8G \times 1B \end{aligned}$$

Secondary Memory  
↳ 8GB

$$\begin{aligned} 2^{24} &= 2^4 \times 2^{20} \\ &= 16 \times M \times \frac{\text{size of each location}}{1024} \\ &= 16MB \end{aligned}$$

main memory

LA = 33b  
PA = 24b  
PS = 2KB  
Size of each page  
Size of each location = 1B

$$\frac{\text{size of whole page}}{\text{size of each page}} = \text{no. of pages} \Rightarrow \frac{2KB}{1B} = 2K = 2000 = 2^{11}$$

so, d = 11

- If the page no. is not in TLB (Known as TLB miss)
  - to perform with paging the procedure follows how to handle
    - to take page no. from memory main load kaise page table mein save ker denge. Lekin waise haad, the page no. & frame no. is also saved in TLB so it can be accessed quickly in next references.

- Agar TLB full hai to kisi page ko replace kardenge according to some certain policies.
- Some entries in TLB are wired down, meaning they cannot be removed.
- Some TLBs store address-space identifier (ASIDs).
  - In each ~~TLB~~ entry, which uniquely identifies each process and used to provide address space protection for that process. Agar ASID's nahi honge to har process ke content switch mein TLB needs to flush the data of previous process.

- The percentage of times that the page no. of interest is in TLB is called hit ratio.

Calculating effective memory-access time:

- If it takes 10 ns to access memory
- Then mapped memory access takes 10 nanoseconds when page is in TLB.
- Avg TLB mein page nahi milta to 20ns or avg mil jata hai to 10ns
- So if we have hit ratio of 80% then


$$\text{effective-access time} = 0.80 \times 10 + 0.20 \times 20 \\ = 12 \text{ ns}$$

In this we suffer 20% slowdown 10ns main 20ns

- If hit ratio is 99%.

$$\text{effective-access time} = 0.99 \times 10 + 0.01 \times 20 \\ = 10.1 \text{ ns}$$

↳ only 1% slowdown.



MM = 400μs, TLB = 50μs, h = 90%.

TLB h% mein istaq  
TLB time wala q/k  
humain check kro  
Kaha hi pasega  
page  
help ya  
nhi.

$$\text{effective-access time} = \frac{h}{100} [TLB + MM] + \frac{(1-h)}{100} [(TLB + MM \times 2)]$$
$$= 0.9 [50 + 400] + 0.1 [50 + 400 \times 2]$$
$$= 490\mu s$$

- Disadvantages of TLB:

- It is a hardware so each process cannot access it simultaneously.
- If there is a context switch then data of previous process is flushed out.
- Or jab dobara process ayega or usmein jese hi TLB full hone wala hogा to wapis CS ho jayeg phir wo jab dobara ayega to wapis se TLB ko full kro pasega.

Solution: We can add multiple TLBs to accommodate multiple processes but it is costly.



- MEMORY PROTECTION IN PAGING :
- It is done with the help of protection bits associated with each frame
- Bits are maintained in Page Table, so during the search of a frame no. in Page Table, protection bits are also checked.

Example: Agar koi frame mein siif Read-Only hui hai  
we can not write so we can ensure this by using protection bit.

### ↳ Valid - Invalid Bits :


Valid - invalid bits can also be associate with page table

Valid → Page is in the Process Logical Address

range of address that the process can use to access memory.

Invalid → Page is not in the P.L.A.

→ Any violation results in a trap to kernel.



### Problem:

For eg. Suppose our 14-bit address space is i.e.  $(0 - 16383)_{10}$   
Lekin humare process ko size of  $(0 - 10468)$  allocate kiya jati hui means our process will have 6 pages  $(10468 / 2KB) = 6$   
is the size of a page  $(2KB = 2 \cdot 2^{10} = 2^4)$ .





Lekin agar hum 6 pages ki total dekhnein to 12,287 bhej jibhi hamein  $10,468$  tak ka access hui us ham jo logic of segmentation se bacheega wo illegal hoga Lekin page table par

valid two bits hi show hoga because that page is in our process memory space.

\* Any


## ⇒ SHARED ADDRESS

- One copy of read-only (read-only) code shared among processes (e.g. text editors, compilers, windows system)
- Similar to multiple threads sharing same process space
- Also useful for <sup>interproc</sup> IPC if sharing of read-write pages is allowed.



P<sub>1</sub> orignal main apne data par kaam karta  
isko lekar shared memory main woh share ho,  
chi

(abhi bhi P<sub>1</sub> ko 2,3 mein write hoga wo P<sub>2</sub>  
ke saath bhi share hoga agar)



## "STRUCTURE OF PAGETABLE"

### ① HIERARCHICAL (MULTILEVEL PAGING):

- Ags hamare page-table ka size hamare frame  $R$  size se baras hogaya h. Lumen apne page table ko further pages mein divide karne hoga.
- Page table bhi main mem mein store hote hain ~~hain~~ or main memory apke frames mein divided hote hain.
- Apna page table jisme  $R$  size se baras kru hatao





Example:

Physical Address space = 256 MB  $\rightarrow$

Logical Address space = 4 GB


Frame size = 4 KB  $4KB = 2^2 \cdot 2^{10} = 2^{12}$  (means ek frame main 12 bit address hi store karne hoga)

Page Table Entry = 2B



Total  $2^{16} = 65536$  frames hain  
hisi ek ka size 4 KB hain


Ab is process ka page table bnegt h. Lumen  
 $\Rightarrow$  hisi  $2^{20}$  no. of entries ki jage result hui hgi



32B (Given) = 16 bits

$\hookrightarrow$  page table mein to size frame  
ata hain to uske size 2<sup>12</sup> bits  
skhe hain  $\Rightarrow$  upper lumen  
frame size 4 KB hain  $\Rightarrow$  16 bits

Size of page table =  $2^{20} \times 2B = 2MB$   
 → Ab page table ka size 2MB or ek frame ka size 4KB  
 SO we need to divide PT.



→ Phle outer page mein jayenge wha honnaare inner page ki value hogi. Phle us inner page par jayenge. Us inner page par frame no. hoga or plus frame no. se required offset par move korengae.

This scheme is called forward-mapped page table.