


11

4

MIPS ARCHITECTURE

- It is an architecture like Intel or any other architecture.
- MIPS Architecture has total 32-registers.
 - ↳ Register #01 is reserved for assembler
 - ↳ Register #26, 27 are reserved for the operating system.
- MIPS is a load/store architecture




INSTRUCTIONS

- Simple instr. - all 32-bit wide
- Very structured - no unnecessary buggage.
- Only three instr. format.
 - ↳ R-TYPE ↳ I-TYPE ↳ J-TYPE

R-TYPE INSTRUCTION:

Instruction-format:



rs : first src operand

rt : second src operand

rd : destination reg

shamt : shift amount

funct : identifies the diff. type of

} both are optional
only written if
needed

All arithmetic and logical operations are done in R-type insts.

Arithmetic :

- add: add (rs1, rs2, rs3) \rightarrow $rs1 = rs2 + rs3$
- Subtract: sub rs1, rs2, rs3 \rightarrow $rs1 = rs2 - rs3$
- ~~add immediate: addi rs1, rs2, 100 \rightarrow $rs1 = rs2 + 100$~~

Logical :


- | | | |
|--------------------|--------------------|--------------------|
| and | and rs1, rs2, rs3 | $rs1 = rs2 \& rs3$ |
| or | or rs1, rs2, rs3 | $rs1 = rs2 rs3$ |
| nor | nor " " " | " = " " |
| and immediate | andi rs1, rs2, 100 | " = " & 100 |
| or " " | ori " " " | " = " " " |
| shift left logical | sll rs1, rs2, 10 | $rs1 = rs2 \ll 10$ |
| " right " | srl " " " | $rs1 = rs2 \gg 10$ |

add 100 into \$S2 and
then go to that location
at \$S1 & store that value in
\$S1.

Data Transfer:

load word `lw $S1, 100($S2)` $\$S1 \rightarrow \text{Memory}[\$S2+100]$
store word `sw $S1, 100($S2)` ~~\$S2~~ $\text{Memory}[\$S2+100] = \$S1$

2) I - TYPE INSTRUCTION:




→ The load-word & store word instruction uses I-TYPE instructions only.

→ Commands with immediate values are also I-TYPE.

~~Conditional~~ → Branch not equal is also I-type & addi also.


`lw $t0, 1002($S2)`



Control: Conditional Branch.


- Branch equal (beq)
- Branch not eq (bne)

beg, \$t0, \$t1, label



opcode	addreses
6-bit	26-bit

⇒ j Label # addr. label = 100



beg, \$54, \$55, Lab 2
add \$53, \$54, \$5

i Lab 2

Lab1: sub \$s3, \$s4, \$5

Lab 2: _____

John

PHASE OF EXECUTION OF MIPS

INSTRUCTION

- Every instruction takes at most 5 clock cycles (phases) as follows:

1) INSTRUCTION FETCH (IF) :

- Program Counter (PC) mein jo content hoga wo memory instruct. Mem. mein chala jayega or current instr. ko fetch krega instruct. mem. se.
- PC ~~dehri~~ mein 4 bytes add hojayenge (becz each instr. is of 4 bytes) to wo next sequential instr. ko point krega.

2) INSTRUCTION DECODE & REGISTER READ (ID) :

- Ab jo bhi instruction mein hai use decode krenge or jo reg. mein jo contents hai unhe read krenge.
- Arg. reg. offset field mein sign extension req. hai to wo bhi hogi.

3) Execution (EX):

Ab ALU an operands par kaam karega jo humein pichle steps mein obtain hoo the, depending on the instr. type.

i- Register-Register ALU Instruct.:

ALU executes the specified operation on the operands read from Register File (RF).

ii- Register - Immediate ALU Instruct.:

ALU executes the specified operation on the 1st operand read from the RF & the sign-extended immediate operand.

iii- Memory Reference:

ALU adds the base reg & offset to calc. the effective address.

iv- Conditional Branches:

Compare the two registers read from RF & compute the possible branch target address by adding the sign-extended offset to the incremented PC.

4) MEMORY ACCESS (MEM):

- Load Instr. Access changes into local data read from the local memory using the effective address.
- Store Instr. Access changes in a register to write from source register to a memory address to write data from source register.
- Conditional branches can update the content of the PC with the branch target address, if the conditional test returns true.

5) WRITE BACK CYCLE (WB)

- Load Instr. write the data read from memory in destination register of the RF.
- ALU Instr. write the ALU results into the destination register of the RF.