


# CHAPTER # 06

## (HALF ADDERS)


→ It accepts two binary digits on its input and produces two binary digits on its output - a sum bit & a carry bit



A	B	C <sub>out</sub>	$\Sigma$
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	0

$$C_{out} = AB$$


$$\text{Sum} = A \oplus B$$



## (FULL ADDERS)

→ The full-adder accepts two input bits and an input carry & generates a sum output and a output carry.


→ The only difference b/w full & half adder is of input carry.



A	B	C <sub>in</sub>	C <sub>out</sub>	$\Sigma$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$\Sigma = (A \oplus B) + C_{in}$$


$$C_{out} = AB + (A \oplus B)C_{in}$$



## (PARALLEL BINARY ADDERS)

→ Two or more full adders are connected to form parallel binary adders.


- To add two binary no. a full adder is required for each bit
  - 2-bit no. → 2 Adders (FA)
  - 4-bit no. → 4 Adder (FAs)



General format, addition of two-bit nos.

$$A_2 \ A_1$$

$$\begin{array}{r} B_2 \ B_1 \\ \hline S_3 \ S_2 \ S_1 \end{array}$$




iske ground se  
istige connect kriya  
hai bcz 1st bit ke  
pas kei input carry  
nhi hata.

$$\begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array} \rightarrow \text{Using Half Adder}$$


$$\begin{array}{r} 1 \\ 1 \\ 10 \\ + 1 \\ \hline 11 \end{array} \rightarrow \text{Using Full Adder}$$

## (Four Bit // Adders)

→ A group of 4-bit no is called nibble.



► Block diagram.



► logic Symbol


## (8-Bit Addition)

→ Two 4-bit parallel adder can be used to add two 8-bit numbers.

→ The carry input of low-order adder is connected to ground bcz there is no carry into the least significant bit position &

→ the carry output of lower order adder is connected to carry input of higher order adder.

→ This is known as Cascading.



► Cascading of two 4-bit adders.




## (Ripple Carry Adder)

A ripple carry adder is one in which the carry output of each full adder is connected to the carry input of the next high-order stage (a stage is one full adder).

→ The sum and Cout of any stage cannot be produced until the input carry occurs;

this causes a time delay in the addition process called or carry propagation delay.

→ it is the ~~delay for each full adder from the application of the input carry until the Cout occurs.~~  
<sup>time</sup>



Ab jab tak FA1 ka Cout FA2 ke Cin mein nahi jayega tab tak FA2 ke sum nahi milega. So Cout bhi nahi milega.


## (Carry Look Ahead Adder)

→ To solve ripple carry problem there is another adder called carry lookahead adder.

→ It predicts the carry.

$$C_{out} = \underbrace{A \cdot B}_{\text{Carry generation}} + \underbrace{(A \oplus B) C_{in}}_{\text{Carry propagation ratio..}}$$

$$C_{out} = C_g + C_p C_{in}$$



Full Adder 4:	FA3	FA2	FA1
$C_{g_4} = A_4 B_4$	$C_{g_3} = A_3 B_3$	$C_{g_2} = A_2 B_2$	$C_{g_1} = A_1 B_1$
$C_{p_4} = A_4 + B_4$	$C_{p_3} = A_3 + B_3$	$C_{p_2} = A_2 + B_2$	$C_{p_1} = A_1 + B_1$





## • Full ADDER #01:

$$Cout_1 = Cg_1 + Cp_1 \cdot Cin_1$$

## • Full ADDER #02:


$$Cout_2 = Cout_1$$

$$Cout_2 = Cg_2 + Cp_2 \cdot Cin_2$$

$$C = Cg_2 + Cp_2 \cdot Cout_2$$

$$= Cg_2 + Cp_2 (Cg_1 + Cp_1 \cdot Cin_2)$$

$$Cout_2 = Cg_2 + Cp_2 \cdot Cg_1 + Cp_2 \cdot Cp_1 \cdot Cin_2$$



## • Full ADDER #03:

$$Cin_3 = Cout_2$$

$$Cout_3 = Cg_3 + Cp_3 \cdot Cin_3$$

$$= Cg_3 + Cp_3 \cdot Cout_2$$

$$Cout_3 = Cg_3 + Cp_3 \cdot Cg_2 + Cp_3 \cdot Cp_2 \cdot Cg_1 + Cp_3 \cdot Cp_2 \cdot Cp_1 \cdot Cin_1$$

## • Full ADDER #04:

$$Cout_4 = Cg_4 + Cp_4 \cdot Cg_3 + Cp_4 \cdot Cp_3 \cdot Cg_2 + Cp_4 \cdot Cp_3 \cdot Cp_2 \cdot Cg_1 + Cp_4 \cdot Cp_3 \cdot Cp_2 \cdot Cp_1 \cdot Cin$$



⇒ Now we have only  $Cg$ ,  $Cp$ , and  $Cin$  involved in the expressions of carry output.  $Cg$  &  $Cp$  can be converted to  $A \oplus B$ . So now we can get  $Cout$  without any delays.



## (III) COMPARATOR

### of 1-bit Comparator




- it is used to compare n-bit no.
- to check whether they are equal, greater or less than each other.



### of 2-bit Comparator

A	B	$A \geq B$	$A > B$	$A < B$
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0


→ XNOR gate is used to check equality



### [EQUALITY]


$$A = A_1 A_0 \quad B = B_1 B_0$$

$$(A \geq B) = (A_1 \oplus B_1)(A_0 \oplus B_0)$$



### [GREATER THAN]



$$A > B = A_1 \bar{B}_1 + (A_1 \oplus B_1)(A_0 \bar{B}_0)$$





[ LESS THAN ]

$$A < B = \bar{A}_1 B_1 + (A_1 \odot B_1)(\bar{A}_0 B_0)$$



→ of 4-Bit Comparator


$$\text{Equality} \rightarrow (A_3 \odot B_3)(A_2 \odot B_2) \\ (A_1 \odot B_1)(A_0 \odot B_0)$$

Greater


$$A > B \rightarrow \bar{A}_3 B_3 + (A_3 \odot B_3)(A_2 \bar{B}_2) + \\ (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \bar{B}_1) + \\ (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \bar{B}_0)$$

$$A > B = \bar{A}_3 B_3 + (A_3 \odot B_3)(\bar{A}_2 B_2) + \\ (A_3 \odot B_3)(A_2 \odot B_2)(\bar{A}_1 B_1) + \\ (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(\bar{A}_0 B_0)$$

▲ 2-Bit Comparator




### ▲ 4-Bit Comparator




— (8-Bit Comparator) —

• By cascading 2-4bit Comparator



phle deks check honge agr soasi bits equal hai to we neechi wale results check kroga jo LSB acali se aache hai ya less hai to results aage aane mein dega. Isi waala se LSB wali IC ka A=B 1 sakha hai to we agr soasi bits equal ha or comparator neechi wale results check kro to we A>B nile warn ag & we bhi zero dekh de te to result shi nhii multa.


### (III) DECODERS



$2^n$  combinations

- Har input ke ek combination par koi ek output HIGH hogा.

### (3 To 8 Decoder)



Depending on the input combination of those three bits ( $A, B, C$ ) the specific output will be HIGH.

for ex: if  $A=0, B=1, C=0$  then  $D_2$  will be high bcz  $010 = 2$


for  $100 \rightarrow D_4$  will be high

i.e why 3 to 8 decoder can be used as Excess Binary to Octal converter.

### (Logic Circuit)

Decoder also has another input called enable input. This input can be ACTIVE HIGH or ACTIVE LOW.


ACTIVE HIGH means if enable input is 1 then only decoders gets enable and if it is 0 then irrespective of input the output will remain 0. ACTIVE LOW is vice versa.



## (4-Bit Decoder)

- there are 4 input so outputs will be  $2^4 = 16$
- 16 And gates are required for 4 to 16 decoder.

## (4 to 8 Decoder Using 3 to 8 de codes)



→ yahan MSB  
jab A<sub>3</sub> '1' hogta upper wala  
decoder band hojayeg q k enables  
0 hojayeg yahan 0-7 take upper  
wala chalaga or 8-15 take neeché  
wala q k 0-7 mein MSB '0'  
hi rhegi hamisha.

## (BCD To Decimal Decoder)

and an enabler  
it has 4 inputs but ten  
outputs. Bcz we have only 10  
outputs in BCD code.


## (ENCODERS)

It is a combinational circuit  
that performs a "reverse" decoder  
function.

It accepts an active level on one  
of its inputs representing a digit  
such as a decimal or octal digit  
and converts it to a coded output.  
such as BCD or binary.

## (Decimal To BCD)


D	C	B	A
0	0	0	1
1	0	0	0
2	0	1	1
3	0	0	0
4	0	1	0
5	0	1	0
6	0	1	1
7	0	1	0
8	1	0	0
9	1	0	0



We can find expression by Truth Table for each output.

$$\begin{aligned}
 A &= 1 + 3 + 5 + 7 + 9 \\
 B &= 2 + 3 + 6 + 7 \\
 C &= 4 + 5 + 6 + 7 \\
 D &= 8 + 9
 \end{aligned}
 \quad \left. \begin{array}{l} \text{we can OR} \\ 1, 3, 5, 7, 9 \text{ to get } A \\ \text{we can OR} \\ 2, 3, 6, 7 \text{ to get } B \end{array} \right\}$$

0 1 2 3 4 5 6 7 8 9



### Priority encoders


→ It performs the same encoding function. It provides additional flexibility.

The priority function means that the encoder will produce an output corresponding to the highest order input that is active.

For e.g.,

If 6 2 3 all inputs and both are ~~active~~ high than the BCD output will be for 6 as it will ignore 3.

As we go down the order priority increases.



## (BCD TO BINARY)

Convert <sup>BCD</sup> 00100111 (27) into  
Binary

$\begin{array}{c} 0010 \\ \text{left most 4-bits} \\ \text{bc weight 10} \\ \text{hai} \end{array}$ 
         
  $\begin{array}{c} 0111 \\ \text{middle weight 1} \\ \text{hai} \end{array}$

$\begin{array}{r} 0010 \\ 80 \quad 40 \quad 20 \quad 1 \end{array}$ 
         
  $\begin{array}{r} 0111 \\ 8 \quad 4 \quad 2 \quad 1 \end{array}$

ab jo 1 woale hai unke odd ke sledge

$$\begin{array}{r}
 00000001 \rightarrow 1 \\
 00000010 \rightarrow 2 \\
 00000011 \rightarrow 4 \\
 + \quad \underline{0010100} \rightarrow 20 \\
 \hline
 0011011 \rightarrow 27
 \end{array}$$

Example #2 BCD 10011000 (98)


$\begin{array}{r} 00 \quad 40 \quad 20 \quad 10 \end{array}$ 
         
  $\begin{array}{r} 8 \quad 4 \quad 2 \quad 1 \end{array}$

$\begin{array}{r} 1 \quad 0 \quad 0 \quad 1 \end{array}$ 
         
  $\begin{array}{r} 1 \quad 0 \quad 0 \quad 0 \end{array}$


$$\begin{array}{r}
 0001000 \rightarrow 8 \\
 0001010 \rightarrow 10 \\
 + \quad \underline{1010000} \rightarrow 80 \\
 \hline
 1100010 \rightarrow 90
 \end{array}$$

## (BINARY TO GRAY)


Binary                      Gray



e.g.: 0101  $\rightarrow$  Gray (using XOR)




## (GRAY TO BINARY)



## (MUTIPLEXER)

### -MUX-

"It is a combinational circuit that selects binary information from one of many input lines and directs it to output lines.  
 → It is simply called as Data Selector.




→ This dial is move by select line or select variable.

$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

jab  $S_1=0$ ,  $S_0=1$  then  $Y=I_0$ .  
 decimal value ham thi hogi wohi  
 OHP input line output ban jayegi

### Representation:



→ OUTPUT is always '1' in MUX.

### \* Relation b/w Input & Selector Variable

$$n = 2^m \rightarrow \text{no. of selector lines variable}$$

↓  
no. of I/P

$$\text{if } n=4 = 2^2 \therefore m=2$$

$$n=8 = 2^3 \therefore m=3$$


### \* ADVANTAGES:-

- Reduces no. of wires/gate
- Reduces circuit complexity & cost
- Various Combinational circuits can be implemented

### \* TYPES :

- 2:1 MUX, 4:1 MUX, 8:1 MUX
- 16:1 MUX, 32:1 MUX


$\rightarrow [2:1 \text{ MUX}]$




(Enable)  
when it is 0' circuit will not work.

E	S	Y
0	X	0
1	0	I0
1	1	I1


$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



ago is mein enable darna hai to ~~but~~ ~~but~~  
output waale OR k ange k AND gate  
loga derenge & usko enable k saath  
connect kaderenge  $\rightarrow$



$[4:1 \text{ MUX}]$




Enabler ke abhi  
numne ignore kadiya  
hai

S1	S0	Y
0	0	I0
0	1	I1
1	0	I2
1	1	I3

S2	S1	S0	Y	I0	I1	I2	I3	I4	I5	I6	I7
0	0	0	I0								
0	0	1	I1								
0	1	0	I2								
0	1	1	I3								
1	0	0	I4								
1	0	1	I5								
1	1	0	I6								
1	1	1	I7								

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 \\ S_2 S_1 \bar{S}_0 S_2 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 \\ + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$$



enabled ke liye pickle wale ki hui  
tumko krdenge.

(MUX  $\rightarrow$  TREE)

$\rightarrow$  Obtaining higher order MUX using lower order MUX.

—(4 : 1 MUX Using 2 : 1 MUX)—


$$n=4 \Rightarrow \frac{4}{2} = 2 \Rightarrow \frac{2}{2} = 1$$

(+)

$= 3 \rightarrow$  we will use 3 2x1 MUX

$\rightarrow$  order bhi same rhega phle


2 2x1 MUX use krdenge phir 1 use krdenge




See Neso  
lec # 121

I0 ke liye hum  
wala MUX ko  
S' 0' rhega


S0 Y



(8:1 MUX Using 2:1 MUX)



total 7 2:1 MUX  
will be used




Select lines haurin behud table se find  
out kri horgi.

(8:1 MUX Using 4:1 MUX)

— Special Case —

$$n=8, \frac{8}{4} \Rightarrow 2$$

ham yaha enables use boerge  
apne S2 k liye +




If we want I6 then  $S_2=1, S_1=1, S_0=0$   
to ab neechhe wala chalega or  
upes wala nhi chalega

- MUX tree ke implement korne ke liye Truth table boht insa hai.

## (IMPLEMENTING BASIC GATES)


## — AND —



jab B (0) hogta  
to select krega  
or jab 1 hogta  
to A ko.

$B \rightarrow 1$  pas ays hum  $I_1 = A$  kadein  
to humein eqn  $\rightarrow AB$  mil jayegi.

## — OR —




jab B=1 yaani B  
 $0 \rightarrow B$  hogta to hum 1  
 $0 \rightarrow \bar{B}$  input dedenge toke

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

$\bar{A}B + A\bar{B} + AB$   $B=0$  yaani B  
 $B(\bar{A}+B) + AB$  hogta to A input  
 $B+AB$  dedenge false  
 $\bar{A}B$  mil jaye.

## — NOT —



to ab jab  $A=0$   
 $A - \sum_{i=1}^0 \rightarrow \bar{A}$  hogta to  $Y = I_0 = 1$   
 output mitega.

## (IMPLEMENTING FUNCTIONS)


$$F(A, B, C) = \Sigma(1, 2, 5, 7)$$

kisi do variables ke so,  $S_1$  choose  
kotrage.

$$F = \overline{ABC} + \overline{ABC} + \overline{ABC} + ABC$$

$\begin{matrix} 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \end{matrix}$

jab  $A=0, B=0$  then  $I_0$  will be selected so we can give  $I_0 = C$   
 then  $A=0, B=1$  then we give  $I_1 = \bar{C}$   
 then  $A=1, B=0$  then we give  $I_2 = C$   
 then  $A=1, B=1$  then we give  $I_3 = C$



$\begin{matrix} C \\ \bar{C} \\ C \\ \bar{C} \end{matrix}$

$\begin{matrix} A \\ B \end{matrix}$

$0 \ 0 \rightarrow \bar{A} \bar{B} \ C$   
 $0 \ 1 \rightarrow \bar{A} B \ \bar{C}$   
 $1 \ 0 \rightarrow A \bar{B} \ \bar{C}$   
 $1 \ 1 \rightarrow A B \ C$

$$Q: F(A, B, C, D) = \Sigma_m(1, 4, 5, 7, 9, 12, 13)$$

$$\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D$$

$$0001 \quad 0100 \quad 0101 \quad 0111$$

$$\bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}CD$$

$$1001 \quad 1100 \quad 1101$$

$$\begin{aligned} & \bar{C}\bar{D} + \bar{C}D + CD \\ & \bar{C}(D+\bar{D}) = CD \\ & C + CD = C \end{aligned}$$

→

## Ato (Another Method)

	CD	S1 S0	AB	00	01	11	10

$$\rightarrow \bar{C}D = I_0$$

$$\rightarrow \bar{C} + D = I_1$$

$$\rightarrow \bar{C} = I_2$$

$$\rightarrow \bar{C}D = I_3$$

$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$


No. of variable =  $n = 3$

∴ No. of selection =  $n-1 = 3$  line

∴ Multiplexer =  $2^{n-1} = 4 : 1$

We have choose A & B as  $S_1 \otimes S_0$

$S_1$	$S_0$	$Y$
0	0	$I_0 = \bar{C}D$
0	1	$I_1 = \bar{C}\bar{D}$
1	0	$I_2 = \bar{C}D$
1	1	$I_3 = \bar{C}$




A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Kisi bhi

do variable

ko selector

k liye use  
kr sakte hain



I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
0	2	4	6
1	3	5	7

ab jaha jaha

output 2 hai

ws number ko  
circle krdenge

jis variable  
par circle hai

ws lihdenge

ag C waali line par  
Tc or ags c'


waali par Tc'

ags dono mein circle nhi to '0'

or dono mein circle is '1'.

## (ANOTHER METHOD)

→ isi swal ko 8:1 se  
karna kr sakte hou.



is method mein direct bus Truth  
table hi implement karna hota  
hou.

$$\text{Q: } P(A, B, C, D) = \sum(0, 1, 2, 3, 4, 9, 13, 15)$$


$$n = 84$$

$$\text{no. of selector} = 3$$

$$\text{Multiplexers} = 2^3 = 8$$

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
D'	0	2	4	6	8	10	12	14
D	1	3	5	7	9	11	13	15
	1	1	D'	0	D	0	D	D'

hum bs ye input  $I_1, I_2, \dots, I_{15}$   
mein dedenge os A, B, C selector  
honge.




→ isi swal ko 16:1 se karte  
to direct truth table hi map  
karna parha Sdf.

→ Agar isi swal ko 4:1 se  
karna hai to Karnaugh map  
waala method use karna hogा.

## (1-BIT Full ADDER)

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

For  $S_0$  -






For Cout

	$I_0$	$I_1$	$I_2$	$I_3$	
$Cin'$	0	2	4	6	
$Cin$	1	(3)	(5)	(7)	


$\frac{}{0 \quad Cin \quad Cin \quad 1}$



(DEMULTIPLEXER)

— DEMUX —

(1:2 DEMUX)




E	$S_0$	$Y_0$	$Y_1$
0	0	0	0
0	1	0	0
1	0	1	0
1	1	1	1

$$Y_0 = E \bar{S}_0 I \quad Y_1 = E S_0 I$$

→ One input &amp; many output


→ Reverse operation of multiplexer




Selector variable

 $n \rightarrow \text{o/p lines}$ 
 $m \rightarrow \text{select lines}$ 

$$n = 2^m$$




(1:4 DEMUX)



E	S <sub>0</sub>	S <sub>1</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	*	*	0	0	0	0
0	*	*	0	0	0	0
0	*	*	0	0	0	0
0	*	*	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Enable  
high


$$Y_0 = E \bar{S}_1 \bar{S}_0 I + E \bar{S}_1 S_0 I + E S_1 \bar{S}_0 I + E S_1 S_0 I$$




(Full Subtractor Using 1:8 DEMUX)

A	B	B̄	D	B <sub>0</sub>
0	0	0	0	0
1	0	1	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

jis jis k liye D '1'  
hui wala hum 'D' aur  
OR gate se connect kro lege



## (DEMUX As Decoder)



We can consider  $S_0 \equiv S_1$  as  $I_0 \oplus I_1$ , respectively and will provide I of DEMUX with permanent logic 1.

$$\therefore S_0 = I_0$$

$$S_1 = I_1$$

$$I = 1$$

By doing this our 1:4 DEMUX will work as 2:4 Decoder.