INTRO. TO COMP. ENG. CHAPTER VII-1 SEQUENTIAL SYSTEMS **•CHAPTER VII**

CHAPTER VII

SEQUENTIAL SYSTEMS - LATCHES & REGISTERS


INTRO. TO COMP. ENG. CHAPTER VII-2 SEQUENTIAL SYSTEMS

SEQUENTIAL SYST.

INTRODUCTION

•SEQUENTIAL SYSTEMS
-INTRODUCTION

- So far...
 - So far we have dealt only with combinational logic where the output is formed from the current input.



- Sequential systems
 - Sequential systems extend the idea of combinational logic by including a system state, or in other words memory, to our system.
 - This allows our system to perform operations that build on past operations in a *sequential* manner (*i.e.* one after another).
 - Timing diagrams will be needed to analyze the operation of many sequential systems.


INTRO. TO COMP. ENG. CHAPTER VII-3 SEQUENTIAL SYSTEMS

SEQUENTIAL SYST.


MEALY & MOORE MACHINES

•SEQUENTIAL SYSTEMS
-INTRODUCTION

- Mealy machine
 - Sequential system where output depends on current input and state.



- Moore machine
 - Sequential system where output depends only on current state.




INTRO. TO COMP. ENG. CHAPTER VII-4 SEQUENTIAL SYSTEMS


STORING BITS

STORING A BIT

- •SEQUENTIAL SYSTEMS
 -INTRODUCTION
 -MEALY & MOORE
- Since there are propagation delays in real components, this time delay can be used to store information.
 - For instance, the following buffer has a propagation delay of tpd.



Timing Diagram




INTRO. TO COMP. ENG. CHAPTER VII-5 SEQUENTIAL SYSTEMS


STORING BITS

FEEDBACK LOOPS


SEQUENTIAL SYSTEMSSTORING BITSSTORING A BIT

• If we wish to store data for an indefinite period of time, then a feedback loop can be used to maintain the bit.





Can also use two inverters!



How do we get the bit in there?


INTRO. TO COMP. ENG. CHAPTER VII-6 SEQUENTIAL SYSTEMS

STORING BITS

LOADING A BIT

•SEQUENTIAL SYSTEMS
•STORING BITS
-STORING A BIT
-FEEDBACK LOOPS

- To store a bit, we need a way of loading an input bit into the structure and making/breaking the connection in the feedback look.
 - One way of breaking connections is to use transmission gates.



• A gets temporarily stored in the inverters when $S_1 = 1$ and $S_2 = 0$. Then setting $S_1 = 0$ and $S_2 = 1$, A gets held in the feedback loop.

R.M. Dansereau; v.1.0


INTRO. TO COMP. ENG. CHAPTER VII-7 SEQUENTIAL SYSTEMS

LATCHES

D LATCH (WITH **TG**)

STORING BITS

- -STORING A BIT
- -FEEDBACK LOOPS
- -LOADING A BIT
- The previous example is a data latch (D latch) if both S₁ and S₂ are controlled by a single line C as follows.



 The control line C might be derived from the clock signal, or a signal from the controller/sequencer in the microprocessor.


INTRO. TO COMP. ENG. CHAPTER VII-8 SEQUENTIAL SYSTEMS

LATCHES

SR LATCH (NAND GATES)

- •LATCHES
 - -D LATCH (WITH TG)
 - -NAND PRIMITIVES
 - -CONSTRUCTING A LATCH

• NAND gates can also be used to create a latch, this time an \overline{SR} latch.



			Q						
	1	0	0	1	(after				
	1	1	0	1	(after	S =	1,	R :	= 0)
	0	1	1	0					
	1	1	1	0	(after	S =	0,	R :	= 1)
-			1						

Recall:						
	Α	В	NAND			
	0	0	1			
	0	1	1			
	1	0	1			
	1	1	0			

Notice that this latch is level-sensitive.


INTRO. TO COMP. ENG. CHAPTER VII-9 SEQUENTIAL SYSTEMS

LATCHES

SR LATCH (**NOR** GATES)

- •LATCHES
 - -CONSTRUCTING A LATCH
 - -S'R' LATCH -NAND GATES
 - -MIXED LOGIC EQUIV.

• The SR latch also uses feedback to "store" a bit.



S	R	Q	\overline{Q}					
1	0	1	0					
0	0	1	0	(after	S =	: 1,	R	= 0)
0	1	0	1					
0	0	0	1	(after	S =	: 0 ,	R	= 1)
1	1	0	0					

Recall:					
	Α		NOR		
	0	0	1		
	0	1	0		
	1	0	0		
	1	1	0		


Notice that this latch is level-sensitive.

INTRO. TO COMP. ENG. CHAPTER VII-10 SEQUENTIAL SYSTEMS

LATCHES

SR LATCH WITH CONTROL

- •LATCHES
 - -S'R' LATCH -NAND GATES
 - -MIXED LOGIC EQUIV.
 - -SR LATCH -NOR GATES
- A control line can be added to the \overline{SR} latch as follows forming an SR latch




This control line makes it possible to decide when the inputs S and R
are allowed to change the state of the latch.

INTRO. TO COMP. ENG. CHAPTER VII-11 SEQUENTIAL SYSTEMS

LATCHES

D LATCH (WITH **SR** LATCH)

- •LATCHES
 - -MIXED LOGIC EQUIV.
 - -SR LATCH -NOR GATES
 - -SR LATCH W/ CONTROL
- A D latch can be implemented using what is effectively the SR latch with a control line as follows.



Note that as long as C = 1, that the latch will change according to the value of D.


INTRO. TO COMP. ENG. CHAPTER VII-12 SEQUENTIAL SYSTEMS

LATCHES

TIMING DIAGRAMS

•LATCHES

- -SR LATCH -NOR GATES
- -SR LATCH W/ CONTROL
- -D LATCH
- Timing diagrams allow you to see how a sequential system changes with time using different inputs.
 - For instance, a timing diagram for a **D latch** might look like the following.




INTRO. TO COMP. ENG. CHAPTER VII-13 SEQUENTIAL SYSTEMS

LATCHES

TRANSPARENCY (1)

- •LATCHES
 - -SR LATCH W/ CONTROL
 - -D LATCH
 - -TIMING DIAGRAMS
- Latches like the D latch are termed "transparent" or level-sensitive.
 - This is because, when enabled, the output follows the input.




INTRO. TO COMP. ENG. CHAPTER VII-14 SEQUENTIAL SYSTEMS

LATCHES

TRANSPARENCY (2)

- •LATCHES
 - -D LATCH
 - -TIMING DIAGRAMS
 - -TRANSPARENCY

• The following behaviour is observed for Enable = 0 and Enable = 1.




INTRO. TO COMP. ENG. CHAPTER VII-15 SEQUENTIAL SYSTEMS

LATCH EXAMPLE

PROBLEMS W/TRANSPARENCY

- •LATCHES
- -D LATCH
- -TIMING DIAGRAMS
- -TRANSPARENCY
- A problem with latches is that they are level-sensitive.
 - A momentary change of input changes the value passed out of the latch.
- This is a problem if the input of a latch depends on the output of the same latch.
 - Example: Design a system that flips a stored bit whenever **Enable** goes high. An inexperienced engineer might design the following.



How will this design behave?

Will the bit flip once when the **Enable** signal goes high?


Answer: The output will follow the input, which happens to keep changing.

INTRO. TO COMP. ENG. CHAPTER VII-16 SEQUENTIAL SYSTEMS


LATCH EXAMPLE

PROBLEMS W/TRANSPARENCY

- •LATCHES
- •LATCH EXAMPLE
 -PROB W/TRANSPARENCY
- Let's analyze the timing behaviour of this "poor" design.



 Notice that instead of the desired bit flip when Enable=1, that the input oscillates. This is because the output depends directly on the input since A and B appear to be connected by a wire.




INTRO. TO COMP. ENG. CHAPTER VII-17 SEQUENTIAL SYSTEMS

LATCH EXAMPLE

ELIMINATING TRANSPARENCY

- •LATCHES
 •LATCH EXAMPLE
 -PROB W/TRANSPARENCY
- The problem with transparent, level-sensitive latches can be fixed by splitting the input and output so that they are independent.
 - New solution: Consider the following improved design that flips a stored bit whenever **Enable** goes high. This design now uses a master and a slave transparent latches to separate the input from the output.




INTRO. TO COMP. ENG. CHAPTER VII-18 SEQUENTIAL SYSTEMS

LATCH EXAMPLE

TIMING DIAGRAM

- •LATCHES
- •LATCH EXAMPLE
 - -PROB W/TRANSPARENCY
 - -ELIMIN. TRANSPARENCY

Let's analyze the timing behaviour of this improved design.




INTRO. TO COMP. ENG. CHAPTER VII-19 SEQUENTIAL SYSTEMS

LATCH EXAMPLE


LATCH BEHAVIOUR

- •LATCH EXAMPLE
 - -PROB W/TRANSPARENCY
 - -ELIMIN. TRANSPARENCY
 - -TIMING DIAGRAM
- The behaviour of the master and the slave transparent latches can be thought of as follows.

Enable = 1



Enable = 0




INTRO. TO COMP. ENG. CHAPTER VII-20 SEQUENTIAL SYSTEMS

FLIP-FLOPS

SINGLE BIT STORAGE

- •LATCH EXAMPLE
 - -ELIMIN. TRANSPARENCY
 - -TIMING DIAGRAM
 - -LATCH BEHAVIOUR
- A flip-flop is a single bit storage unit with two stages (master/slave):
 - First stage, or master, to accept input (flip)
 - Second stage, or slave, to give output as received by the first stage (flop)




• A number of different types of flip-flops exist such as the SR, \overline{SR} , D, and JK flip-flops. You may wish to review Chapter 4 regarding these types.

INTRO. TO COMP. ENG. CHAPTER VII-21 SEQUENTIAL SYSTEMS


FLIP-FLOPS

EDGE TRIGGERED

- •LATCH EXAMPLE
 •FLIP-FLOPS
 -SINGLE BIT STORAGE
- A common and useful type of flip-flop are edge triggered flip-flops.
 - Positive edge triggered flip-flops



Negative edge triggered flip-flops




INTRO. TO COMP. ENG. CHAPTER VII-22 SEQUENTIAL SYSTEMS

FLIP-FLOPS

NEGATIVE EDGE TRIGGERED

- •LATCH EXAMPLE
 •FLIP-FLOPS
 -SINGLE BIT STORAGE
 - -EDGE TRIGGERED
- The output C, which is also the bit stored, appears to change on the negative edge of the Enable transitions.




INTRO. TO COMP. ENG. CHAPTER VII-23 SEQUENTIAL SYSTEMS

FLIP-FLOPS

POSITIVE EDGE TRIGGERED

- •FLIP-FLOPS
 - -SINGLE BIT STORAGE
 - -EDGE TRIGGERED
 - -NEG. EDGE TRIGGERED
- The output C, which is also the bit stored, appears to change on the positive edge of the Enable transitions.




INTRO. TO COMP. ENG. CHAPTER VII-24 SEQUENTIAL SYSTEMS

FLIP-FLOPS

NON-IDEAL W/ DUAL-PHASE

•FLIP-FLOPS

- -EDGE TRIGGERED
- -NEG. EDGE TRIGGERED
- -POS. EDGE TRIGGERED
- The previous timing diagrams are in an ideal case. In reality, an implementation with delays might have the following timing diagram.



Propagation delays shift the outputs and slew transitions

• Notice that **Enable**/**Enable** are replaced with ϕ_1/ϕ_2 , which are **non-overlapping** phases (normally generated from a dual-phase clock).


INTRO. TO COMP. ENG. CHAPTER VII-25 SEQUENTIAL SYSTEMS

FLIP-FLOPS

DUAL-PHASE ENABLE

•FLIP-FLOPS

- -NEG. EDGE TRIGGERED
- -POS. EDGE TRIGGERED
- -NON-IDEAL W/DUAL-
- Why use non-overlapping, dual-phase signals for the latch enable?
 - What happens if the latch enable input flip simultaneously?
 - How about if propagation delays cause one latche to change enable state slightly before the other?
 - The goal is to ensure that the master latch has latched the input before
 the slave latch tries takes this bit from the master.



- If the master has not latched, the slave sees the input transparently!!!
- A non-overlapping, dual-phase enable solves this problem.


INTRO. TO COMP. ENG. CHAPTER VII-26 SEQUENTIAL SYSTEMS

REGISTERS

REGISTERS FROM FLIP-FLOPS

- •FLIP-FLOPS
 - -POS. EDGE TRIGGERED
 - -NON-IDEAL W/DUAL-
 - -DUAL-PHASE ENABLE

- In essence, a flip-flop is a 1bit register.
- An n-bit register can be formed by groupign n flipflops together.




INTRO. TO COMP. ENG. CHAPTER VII-27 SEQUENTIAL SYSTEMS

REGISTERS

READ/WRITE CONTROL (1)

•FLIP-FLOPS
•REGISTERS
-REGISTERS F/FLIP-FLOPS

- When a clock is used, such as the non-overlapping, dual-phase clock ϕ_1 and ϕ_2 , we want control over when a new value is written into a register (instead of writing a new value every clock cycle).
 - A read/write control is therefore required.
 - One "poor" design might be as follows for a 1-bit register.




What is the problem with this design?

INTRO. TO COMP. ENG. CHAPTER VII-28 SEQUENTIAL SYSTEMS

REGISTERS

READ/WRITE CONTROL (2)

- •FLIP-FLOPS
- •REGISTERS
 - -REGISTERS F/FLIP-FLOPS
- EQUENTIAL SYSTEMS -READ/WRITE CONTROL
- A better design might be as follows



- When Read/Write = **0**, the output is feed back into the master latch.
- When Read/Write = 1, the input is feed into the master latch.


INTRO. TO COMP. ENG. CHAPTER VII-29 SEQUENTIAL SYSTEMS

REGISTERS

READ/WRITE CONTROL (3)

- •FLIP-FLOPS
- •REGISTERS
 - -REGISTERS F/FLIP-FLOPS
 -READ/WRITE CONTROL

A different design approach might be as follows



- What problems might exist with this design?
 - One issue might be that both latch enables are 0 when R/W = 0.