INTRO. TO COMP. ENG. CHAPTER IV-1 GATE DESIGN •CHAPTER IV

CHAPTER IV

GATE DESIGN

INTRO. TO COMP. ENG. CHAPTER IV-2 GATE DESIGN

GATE NETWORKS

INTRODUCTION

•GATE NETWORKS


- Gate network consists of
 - Gates
 - External inputs and outputs
 - Connections
- Gate inputs
 - Only one connection to input is allowed (unless tri-state device is used)
 - Connected to constant value (0 or 1)
 - Connected to an external input
 - Connected to a gate output
- Gate outputs
 - Output load should not be greater then the fanout factor for the gate and technology being used.


INTRO. TO COMP. ENG. CHAPTER IV-3 GATE DESIGN

GATE NETWORKS


VALID/INVALID NETWORKS


•GATE NETWORKS
-INTRODUCTION





Valid or Invalid?





Valid or Invalid?

INTRO. TO COMP. ENG. CHAPTER IV-4 GATE DESIGN

LOGIC GATES


NON-INVERTING OPERATORS

•GATE NETWORKS
-INTRODUCTION
-VALID/INVALID NET.

В

AND	A	B	ı
	0	0	(
	0	1	(
)— F	1	0	(

$$F = A$$



$$F = A + B$$
 6 transistors

$$F = A\overline{B} + \overline{A}B = A \oplus B$$

8 transistors

INTRO. TO COMP. ENG. CHAPTER IV-5 GATE DESIGN

LOGIC GATES

INVERTING OPERATORS

•GATE NETWORKS
•LOGIC GATES
-NON-INVERTING OPER.


NAND

$$F = \overline{AB}$$
4 transistors

$$F = \overline{A}$$
2 transistors

NOR

$$F = \overline{A + B}$$
4 transistors



$$F = AB + \overline{AB} = \overline{A \oplus B}$$

8 transistors

A	D	
0	0	1
0	1	0
1	0	0
1	1	0


INTRO. TO COMP. ENG. CHAPTER IV-6 GATE DESIGN

LOGIC GATES

INVERTERS


- •GATE NETWORKS
 •LOGIC GATES
 -NON-INVERTING OPER.
 -INVERTING OPERATOR
- Inverters can also be implemented with a NAND or with a NOR gate.

NOT




$$F = \overline{A}$$

NAND




$$F = \overline{AA} = \overline{A}$$

NAND



$$F = \overline{A \cdot 1} = \overline{A}$$

NOR



$$F = \overline{A + A} = \overline{A}$$

INTRO. TO COMP. ENG. CHAPTER IV-7 GATE DESIGN


LOGIC NETWORKS

FROM BOOLEAN FUNCTIONS

- **•LOGIC GATES**
 - -NON-INVERTING OPER.
 - -INVERTING OPERATORS
 - -INVERTERS
- Implement the following Boolean function using logic gates

$$F = \overline{((A + B\overline{C})D)} + C + DE$$

Possible solution:



• $3 \times 6_{AND} + 3 \times 6_{OR} + 3 \times 2_{NOT} = 42$ transistors for CMOS technology.

INTRO. TO COMP. ENG. CHAPTER IV-8 GATE DESIGN

LOGIC NETWORKS

USING SPECIFIC GATES

- •LOGIC GATES
 •LOGIC NETWORKS
 -FROM BOOL. FUNCTIONS
- Because of various implementation reasons, it may be desired to use only specific sorts of logic gates in an implementation.
 - For instance, many CMOS implementations use only NAND gates.
 Some implementations use on NOR gates.
 - This can be done in a number of manners. One is to rework the Boolean functions so that only the specific gates desired are used.
 - May reduce the physical number of transistors required if the appropriate types of gates are used.

INTRO. TO COMP. ENG. CHAPTER IV-9 GATE DESIGN

LOGIC NETWORKS


EXAMPLE USING NAND GATES

- •LOGIC GATES
- •LOGIC NETWORKS
 - -FROM BOOL. FUNCTIONS
 - **-USING SPECIFIC GATES**
- Implement the following Boolean function using NAND gates

$$F = \overline{((A + B\overline{C})D)} + C + DE$$

This Boolean function can be expressed as

$$F = \overline{A}\overline{B}\overline{\overline{C}}\overline{D}\overline{\overline{C}}\overline{\overline{D}\overline{E}} = (((A'(BC')')'D)(C')(DE)')''$$



INTRO. TO COMP. ENG. CHAPTER IV-10 GATE DESIGN

MIXED LOGIC

INTRODUCTION

- •LOGIC NETWORKS
 -FROM BOOL. FUNCTIONS
 - -USING SPECIFIC GATES
 - -EXAMPLE USING NAND
- Mixed logic is one approach that makes it easier to redesign a logic network to use desired types of gates.
- Mixed logic is also self-documenting
 - This means that you can see what the original designer started with and see how the logic network was changed for the implementation.
- The idea behind mixed logic is to diagram out the logic network from the Boolean equations given, and then make small changes to the logic network to achieve desired results for implementation.


INTRO. TO COMP. ENG. CHAPTER IV-11 GATE DESIGN

MIXED LOGIC

DEMORGAN'S SQUARE

•LOGIC NETWORKS
•MIXED LOGIC
-INTRODUCTION

DeMorgan's Square



INTRO. TO COMP. ENG. CHAPTER IV-12 GATE DESIGN

MIXED LOGIC MIXED LOGIC PROCEDURE

•LOGIC NETWORKS
•MIXED LOGIC
-INTRODUCTION
-DEMORGAN'S SQUARE

- The procedure for performing mixed logic conversions is as follows:
 - Draw the logic network for the given Boolean equation.
 - Use only AND and OR gates.
 - Replace all complements with a bar (no bubbles or inverters yet!)
 - Once the initial Boolean equation is drawn with AND gates, OR gates and bars, the self-documenting redesign begins:
 - Add complement bubbles and NOT gates within the network to appropriately convert logic gates to desired gate sets.
 - The rules in adding complement bubbles and NOT gates
 - All bubbles must cancel each other out
 - Exactly one and only one bubble needed on each bar

INTRO. TO COMP. ENG. CHAPTER IV-13 GATE DESIGN


MIXED LOGIC

EXAMPLE #1 (1)

- •MIXED LOGIC
 - -INTRODUCTION
 - -DEMORGAN'S SQUARE
 - -MIXED LOGIC PROC.
- Implement the following Boolean function using NAND gates and then also using NOR gates.

$$F = AB + \overline{C}D$$

 Solution: Start by drawing the logic network for the Boolean function with the complements as bars.



This completes the information needed to get back original equation.

INTRO. TO COMP. ENG. CHAPTER IV-14 GATE DESIGN


MIXED LOGIC

EXAMPLE #1 (2)

•MIXED LOGIC

- -DEMORGAN'S SQUARE
- -PROCEDURE
- -EXAMPLE #1

continued... using **NAND** gates



- This logic network now only uses NAND gates and inverters.
- This results in the following Boolean function, as obtained previously

$$F(A, B, C, D, E) = \overline{\overline{ABCD}}$$

INTRO. TO COMP. ENG. CHAPTER IV-15 GATE DESIGN


MIXED LOGIC

EXAMPLE #1 (3)

•MIXED LOGIC

- -DEMORGAN'S SQUARE
- -PROCEDURE
- -EXAMPLE #1

continued... using NOR gates



- This logic network now only uses NOR gates and inverters.
- This results in the following Boolean function, as obtained previously

$$F(A, B, C, D, E) = \overline{\overline{\overline{A} + \overline{B}} + \overline{C} + \overline{\overline{D}}}$$

INTRO. TO COMP. ENG. CHAPTER IV-16 GATE DESIGN


MIXED LOGIC

EXAMPLE #2 (1)

- •MIXED LOGIC
 - -DEMORGAN'S SQUARE
 - -PROCEDURE
 - -EXAMPLE #1
- Implement the following Boolean function using NAND gates

$$F = \overline{((A + B\overline{C})D)} + C + DE$$

 Solution: Start by drawing the logic network for the Boolean function with the complements as bars.



INTRO. TO COMP. ENG. CHAPTER IV-17 GATE DESIGN


MIXED LOGIC

EXAMPLE #2 (2)

•MIXED LOGIC

- -PROCEDURE
- -EXAMPLE #1
- -EXAMPLE #2

continued...



- This logic network now only uses NAND gates and inverters.
- This results in the following Boolean function, as obtained previously

 $F(A, B, C, D, E) = \overline{\overline{ABCDCDE}} = \overline{\overline{ABCDCDE}}$