

Figure 3-15. A 1-bit left/right shifter.

From $S_4 \rightarrow S_6$: since the number of gates involve to produce the output is the same

→ delay = $S_4 = 16ns$ (1 inverter, 2 and gates, 1 or gate)

For S_0 : delay = $4+4 = 8ns$ (1 inverter, 1 and gate)

For S_7 : delay = $4ns$ (1 and gate)

→ Stable output after : 16ns




Figure 3-18. A 1-bit ALU.




Figure 3-19. Eight 1-bit ALU slices connected to make an 8-bit ALU. The enables and invert signals are not shown for simplicity.

+ For logic calculation ($A_8, A+B, \bar{B}$): stable output after $pd \times 8 = \begin{cases} 32 \times 8 = 256 \text{ ns} \\ 28 \times 8 = 224 \text{ ns} \end{cases}$

+ For arithmetic addition: for the 1st A_0B_0 bit: 32 ns

for bit from $A_1B_1 \rightarrow A_7B_7$: $32 + 28 = 60 \text{ ns}$

way for carry in (assume calculation of carry in and sum are not parallel)

\rightarrow Stable output after: $60 \times 7 + 32 = 452 \text{ ns}$