
14/21



From $S_4 \rightarrow S_6$: since the number of gates involve to produce the output is the same

-2

The same of delay = $S_A = 16$ fins (1 inverter, 2 and gates, 1 or gate)

For S_0 : delay = 4+4=8 ns (1 inverter, 1 and gate)

For S_1 : delay = 4 ns (1 and gate)

3 gates, 3 x 4 ns = 12 ns

6 gates, $6 \times 4 \text{ ns} = 24 \text{ ns}$




Figure 3-18. A 1-bit ALU.




Figure 3-19. Eight 1-bit ALU slices connected to make an 8-bit ALU. The enables and invert signals are not shown for simplicity.

+ For logic calculation (AB, A+B, B): stable output after pd x8 = 28 x8 = 224 ns

 $12 \times 4 \text{ ns} = 48 \text{ ns}$

+ For arithmetic addition: for the 1st Aobo bit: 32 ns

for bit from A1B1 > A+B=: 32+28 = 60ns

way for carry in (assume calculation of carry in and sum are not parallel.

-> Stable output after: 60x7+32=452 ns \times

max length path = 12 gates