# Pipelined Vs. Superscalar processors

**Example 3** 

E. Sanchez

**Computer Architectures** 

## Example 3

Considering the following pseudo-code:

Suppose that vectors X[i] and Z[i] contain 100 FP numbers, were previously saved in memory, and  $Z[i] \neq 0$ .

Assume the MIPS64 architecture presented below:

- Integer ALU: 1 clock cycle
- Data memory: 1 clock cycle
- FP multiplier unit: pipelined 4 stages
- FP arithmetic unit: pipelined 2 stages
- FP divider unit: not pipelined unit, requiring 4 clock cycles
- branch delay slot: 1 clock cycle (disabled)
- forwarding is enabled

#### Example 3 – [cont]

- 1. Write an assembly program for the MIPS64 architecture able to perform the previously presented pseudo-code
- 2. show the timing of the developed loop-based program and compute how many cycles does this program take to execute
- 3. using all the static optimization techniques, re-write the developed code in order to eliminate the most data hazards
- 4. show the timing development of the new optimized program and compute how many clock cycles does this program take to execute.

### Example 3 — [cont]

- 5. Complete the table reported below for the first two iterations of the loop, assuming the following superscalar MIPS processor architecture implementing multiple-issue strategy with speculation:
  - Issue 2 instructions per clock cycle
  - Jump instructions require 1 issue
  - 2 instructions commit per clock cycle
  - Jump prediction is always correct
  - There are no cache misses
  - There are 2 CDB (Common Data Bus)
  - There are different funtional for FP and integer instructions.

#### Example 3 – [cont]

Timing facts for the following separate functional units:

- Memory address 1 clock cycle
- Integer ALU 1 clock cycle
- Jump unit 1 clock cycle
- FP multiplier unit, which is not pipelined: requiring 4 clock cycles
- FP divider unit, which is not pipelined: requiring 4 clock cycles
- FP Arithmetic unit, which is not pipelined: requiring 2 clock cycles.

1. Write an assembly program for the MIPS64 architecture able to perform the previously presented pseudo-code

	.text		CC
MAIN:	daddui	R1,R0,100	
	daddui	R2,R0,vetX	
	daddui	R3,R0,vetZ	
	daddui	R4,R0,vetY	
loop:	l.d	F1,0(R2)	
	l.d	F2,0(R3)	
	mul.d	F3,F1,F1	
	div.d	F4,F1,F2	
	add.d	F5,F3,F4	
	s.d	F5,0(R4)	
	daddi	R2,R2,8	
	daddi	R3,R3,8	
	daddi	R4,R4,8	
	daddi	R1,R1,-1	
	bnez	R1,loop	
	halt		

	.text		CC	2)
MAIN:	daddui	R1,R0,100	5	
	daddui	R2,R0,vetX	1	<b>8</b>
	daddui	R3,R0,vetZ	1	
	daddui	R4,R0,vetY	1	8
loop:	l.d	F1,0(R2)	1	
	l.d	F2,0(R3)	1	
	mul.d	F3,F1,F1	4	17 x 100
	div.d	F4,F1,F2	1	
	add.d	F5,F3,F4	2	1708
	s.d	F5,0(R4)	1	
	daddi	R2,R2,8	1	<b>17</b>
	daddi	R3,R3,8	1	
	daddi	R4,R4,8	1	
	daddi	R1,R1,-1	1	
	bnez	R1,loop	2	
	halt		1	

	.text	
MAIN:	daddui	R1,R0,100
	daddui	R2,R0,vetX
	daddui	R3,R0,vetZ
	daddui	R4,R0,vetY
loop:	l.d	F1,0(R2)
	l.d	F2,0(R3)
	mul.d	F3,F1,F1
	div.d	F4,F1,F2
	add.d	F5,F3,F4
	s.d	F5,0(R4)
	daddi	R2,R2,8
	daddi	R3,R3,8
	daddi	R4,R4,8

			СС
MAIN:	daddui	R1,R0,25	
	daddui	R2,R0,vetX	
	daddui	R3,R0,vetZ	
	daddui	R4,R0,vetY	
loop:	l.d	F1,0(R2)	
	l.d	F2,0(R3)	
	mul.d	F3,F1,F1	
	div.d	F4,F1,F2	
<b>—</b>	daddi	R2,R2,8	
	add.d	F5,F3,F4	
	s.d	F5,0(R4)	
	daddi	R3,R3,8	
	daddi	R4,R4,8	

			СС														
MAIN:	daddui	R1,R0,25	5	F	D	Е	M	W									
	daddui	R2,R0,vetX	1		F	D	Е	М	W								
	daddui	R3,R0,vetZ	1			F	D	Е	М	W							
	daddui	R4,R0,vetY	1				F	D	Е	M	W						
loop:	l.d	F1,0(R2)															
	l.d	F2,0(R3)															
	mul.d	F3,F1,F1															
	div.d	F4,F1,F2															
	daddi	R2,R2,8															
	add.d	F5,F3,F4															
	s.d	F5,0(R4)															
	daddi	R3,R3,8															
	daddi	R4,R4,8															

			СС																				
MAIN:	daddui	R1,R0,25	5	F	D	Е	М	W															
	daddui	R2,R0,vetX	1		F	D	Е	М	W														
	daddui	R3,R0,vetZ	1			F	D	Е	М	W													
	daddui	R4,R0,vetY	1				F	D	Е	М	W												
loop:	l.d	F1,0(R2)	1					F	D	Е	М	W											
	l.d	F2,0(R3)	1						F	D	Е	М	W										
	mul.d	F3,F1,F1	4							F	D	Е	Е	Е	Е	М	W						
	div.d	F4,F1,F2	1								F	D	Е	Е	Е	Е	M	W					
	daddi	R2,R2,8	0									F	D	Е	М	W							
	add.d	F5,F3,F4	2										F	D	S	S	Е	Е	М	W			
	s.d	F5,0(R4)	1											F	S	S	D	Е	S	М	W		
	daddi	R3,R3,8	1														F	D	S	Е	М	W	
	daddi	R4,R4,8	1															F	S	D	Е	М	W
			12																				

			СС		I.d	F1,0(R2)	1	
MAIN:	daddui	R1,R0,25	5		l.d	F2,0(R3)	1	4)
	daddui	R2,R0,vetX	1		mul.d	F3,F1,F1	4	
	daddui	R3,R0,vetZ	1	> 8	div.d	F4,F1,F2	1	
	daddui	R4,R0,vetY	1		daddi	R2,R2,8	0	→ 12 o
loop:	l.d	F1,0(R2)	1		add.d	F5,F3,F4	2	8
	l.d	F2,0(R3)	1					
	mul.d	F3,F1,F1	4		s.d	F5,0(R4)	1	+
	div.d	F4,F1,F2	1		daddi	R3,R3,8	1	•
	daddi	R2,R2,8	0	<b>≻12</b>	daddi	R4,R4,8	1	51 × 25
	add.d	F5,F3,F4	2					51 x 25
	s.d	F5,0(R4)	1		l.d	F1,0(R2)	1	
	daddi	R3,R3,8	1		l.d	F2,0(R3)	1	4.000
	daddi	R4,R4,8	1		mul.d	F3,F1,F1	4	1283
					div.d	F4,F1,F2	1	
	l.d	F1,0(R2)	1		daddi	R2,R2,8	0	
	l.d	F2,0(R3)	1		add.d	F5,F3,F4	2	<b>15</b>
	mul.d	F3,F1,F1	4		s.d	F5,0(R4)	1	
	div.d	F4,F1,F2	1	<b>≻12</b>	daddi	R3,R3,8	1	
	daddi	R2,R2,8	0		daddi	R1,R1,-1	1	
	add.d	F5,F3,F4	2					
	s.d	F5,0(R4)	1		daddi .	R4,R4,8	1	
	daddi	R3,R3,8	1		bnez	R1,loop	1	
	daddi	R4,R4,8	1	]/	halt		1	J

#### 3+) branch delay slot enabled

			СС
MAIN:	daddui	R1,R0,25	
	daddui	R2,R0,vetX	
	daddui	R3,R0,vetZ	
	daddui	R4,R0,vetY	
loop:	l.d	F1,0(R2)	
	l.d	F2,0(R3)	
	mul.d	F3,F1,F1	
	div.d	F4,F1,F2	
	add.d	F5,F3,F4	
	s.d	F5,0(R4)	

			СС
MAIN:	daddui	R1,R0,25	
	daddui	R2,R0,vetX	
	daddui	R3,R0,vetZ	
	daddui	R4,R0,vetY	
loop:	l.d	F1,0(R2)	
	l.d	F2,0(R3)	
	mul.d	F3,F1,F1	
	div.d	F4,F1,F2	
	add.d	F5,F3,F4	
	s.d	F5,0(R4)	
$\uparrow$	l.d	F1,8(R2)	
$\uparrow$	l.d	F2,8(R3)	
	mul.d	F3,F1,F1	
	div.d	F4,F1,F2	
	add.d	F5,F3,F4	
$\longrightarrow$	s.d	F5,8(R4)	

3),

			CC
MAIN:	daddui	R1,R0,25	5
	daddui	R2,R0,vetX	1
	daddui	R3,R0,vetZ	1
	daddui	R4,R0,vetY	1
loop:	l.d	F1,0(R2)	1
	l.d	F2,0(R3)	1
	mul.d	F3,F1,F1	4
	div.d	F4,F1,F2	1
	add.d	F5,F3,F4	2
	s.d	F5,0(R4)	1
	l.d	F1,8(R2)	1
	l.d	F2,8(R3)	1
	mul.d	F3,F1,F1	4
	div.d	F4,F1,F2	1
	add.d	F5,F3,F4	2
	s.d	F5,8(R4)	1

	l.d	F1,16(R2)	1
	l.d	F2,16(R3)	1
8	mul.d	F3,F1,F1	4
	div.d	F4,F1,F2	1
	add.d	F5,F3,F4	2
	s.d	F5,16(R4)	1
10	l.d	F1,24(R2)	1
	l.d	F2,24(R3)	1
	mul.d	F3,F1,F1	4
	div.d	F4,F1,F2	1
	daddi	R2,R2,32	0
	add.d	F5,F3,F4	2
40	s.d	F5,24(R4)	1
10	daddi	R1,R1,-1	1
	daddi	R3,R3,32	1
	bnez	R1,loop	1
	daddi	R4,R4,32	1
	Halt		1

4) 44 x 25

5) Multiple-issue with speculation Reorder buffer From instruction unit Reg#, Data Instruction queue FP registers Load-store operations Operand Floating-point Address unit buses operations Load buffers Operation bus 3 2 1 Store 2 Reservation address stations Store data Address FP adders FP multipliers Memory unit Load Common data bus (CDB) data

		Ins	struction	Issue	EXE	READ MEM	CDBx2	COMMI
5)		l.d	F1,0(R2)					
		l.d	F2,0(R3)					
		mul.d	F3,F1,F1					
		div.d	F4,F1,F2					
		add.d	F5,F3,F4					
1	$\langle$	s.d	F5,0(R4)					
		daddi	R2,R2,8					
		daddi	R3,R3,8					
		daddi	R4,R4,8					
		daddi	R1,R1,-1					
		bnez	R1,loop					
		l.d	F1,0(R2)					
		l.d	F2,0(R3)					
		mul.d	F3,F1,F1					
		div.d	F4,F1,F2					
		add.d	F5,F3,F4					
2	$\langle$	s.d	F5,0(R4)					
		daddi	R2,R2,8					
		daddi	R3,R3,8					
		daddi	R4,R4,8					
		daddi	R1,R1,-1					
		bnez	R1,loop					

		Instruction		Issue	E	XE	READ MEM	CDBx2	COMMIT
5)		l.d	F1,0(R2)	1	2	m	3	4	5
		l.d	F2,0(R3)	1	3	m	4	5	6
		mul.d	F3,F1,F1	2	5	X		9	10
		div.d	F4,F1,F2	2	6	d		10	11
		add.d	F5,F3,F4	3	11	а		13	14
1	$\langle$	s.d	F5,0(R4)						
		daddi	R2,R2,8						
		daddi	R3,R3,8						
		daddi	R4,R4,8						
		daddi	R1,R1,-1						
		bnez	R1,loop						
		l.d	F1,0(R2)						
		l.d	F2,0(R3)						
		mul.d	F3,F1,F1						
		div.d	F4,F1,F2						
		add.d	F5,F3,F4						
2		s.d	F5,0(R4)						
		daddi	R2,R2,8						
		daddi	R3,R3,8						
		daddi	R4,R4,8						
		daddi	R1,R1,-1						
		bnez	R1,loop						

	Instruction		Issue	E	XE	READ MEM	CDBx2	COMMIT
	l.d	F1,0(R2)	1	2	m	3	4	5
	l.d	F2,0(R3)	1	3	m	4	5	6
	mul.d	F3,F1,F1	2	5	X		9	10
	div.d	F4,F1,F2	2	6	d		10	11
	add.d	F5,F3,F4	3	11	а		13	14
$\langle \  $	s.d	F5,0(R4)	3	4	m			14
	daddi	R2,R2,8	4	5	i		6	15
	daddi	R3,R3,8	4	6	i		7	15
	daddi	R4,R4,8	5	7	i		8	16
	daddi	R1,R1,-1	5	8	i		9	16
	bnez	R1,loop	6	10	j			17
	l.d	F1,0(R2)						
	l.d	F2,0(R3)						
	mul.d	F3,F1,F1						
	div.d	F4,F1,F2						
	add.d	F5,F3,F4						
$\langle \  $	s.d	F5,0(R4)						
	daddi	R2,R2,8						
	daddi	R3,R3,8						
	daddi	R4,R4,8						
	daddi	R1,R1,-1						
	bnez	R1,loop						_

2

5)

	Instruction		Issue	E	XE	READ MEM	CDBx2	COMMIT
	l.d	F1,0(R2)	1	2	m	3	4	5
	l.d	F2,0(R3)	1	3	m	4	5	6
	mul.d	F3,F1,F1	2	5	X		9	10
	div.d	F4,F1,F2	2	6	d		10	11
	add.d	F5,F3,F4	3	11	а		13	14
\	s.d	F5,0(R4)	3	4	m			14
	daddi	R2,R2,8	4	5	i		6	15
	daddi	R3,R3,8	4	6	i		7	15
	daddi	R4,R4,8	5	7	i		8	16
	daddi	R1,R1,-1	5	8	i		9	16
	bnez	R1,loop	6	10	j			17
	l.d	F1,0(R2)	7	8	m	9	10	17
	l.d	F2,0(R3)	7	9	m	10	11	18
	mul.d	F3,F1,F1	8	11	Χ		15	18
	div.d	F4,F1,F2	8	12	d		16	19
	add.d	F5,F3,F4	9	17	а		19	20
\ \	s.d	F5,0(R4)	9	10	m			20
	daddi	R2,R2,8	10	11	i		12	21
	daddi	R3,R3,8	10	12	i		13	21
	daddi	R4,R4,8	11	13	i		14	22
	daddi	R1,R1,-1	11	14	i		15	22
	bnez	R1,loop	12	16	j			23

2

5)

5+)	
3	

Instruction		Issue	EXE		READ MEM	CDBx2	COMMIT
l.d	F1,0(R2)	13	14	m	15	16	23
l.d	F2,0(R3)	13	15	m	16	17	24
mul.d	F3,F1,F1	14	17	Х		21	24
div.d	F4,F1,F2	14	18	d		22	25
add.d	F5,F3,F4	15	23	а		25	26
s.d	F5,0(R4)	15	16	m			26
daddi	R2,R2,8	16	17	i		18	27
daddi	R3,R3,8	16	18	i		19	27
daddi	R4,R4,8	17	19	i		20	28
daddi	R1,R1,-1	17	20	i		21	28
bnez	R1,loop	18	22	j			29