Skip to content

/ MARLANN

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Single spi #4

Closed
wants to merge 26 commits into from
Closed

Single spi #4

wants to merge 26 commits into from
+4,538 −352

Commits on Nov 15, 2018

  1. glitches

    @mattvenn
    mattvenn committed Nov 15, 2018
    ddbf7e3

Commits on Nov 16, 2018

  1. savefile

    @mattvenn
    mattvenn committed Nov 16, 2018
    4734746

  2. savefile

    @mattvenn
    mattvenn committed Nov 16, 2018
    05b7d34

  3. looking at null bytes

    @mattvenn
    mattvenn committed Nov 16, 2018
    e1f09eb

Commits on Nov 18, 2018

  1. move gtkwave filters

    matt venn
    matt venn committed Nov 18, 2018
    067cc73

  2. working with regular clock

    matt venn
    matt venn committed Nov 18, 2018
    f21638c

  3. tidy up sspi dir

    matt venn
    matt venn committed Nov 18, 2018
    9760a04

  4. formal

    matt venn
    matt venn committed Nov 18, 2018
    5a43d03

Commits on Nov 19, 2018

  1. formally verified with CDC

    @mattvenn
    mattvenn committed Nov 19, 2018
    696e225

  2. assign spi_rdy and err high

    @mattvenn
    mattvenn committed Nov 19, 2018
    e006d8e

Commits on Nov 20, 2018

  1. added more testbench support files

    @mattvenn
    mattvenn committed Nov 20, 2018
    e229432

  2. no_glitch localparam to turn on clock glitching

    @mattvenn
    mattvenn committed Nov 20, 2018
    a25d0c4

Commits on Nov 21, 2018

  1. testing spi comms and camera

    @mattvenn
    mattvenn committed Nov 21, 2018
    ed19d85

  2. wait for acks properly by controlling cs pin manually

    @mattvenn
    mattvenn committed Nov 21, 2018
    07048df

  3. add length and position to read and write routines

    @mattvenn
    mattvenn committed Nov 21, 2018
    332e583

  4. random write/read test

    @mattvenn
    mattvenn committed Nov 21, 2018
    a9efb1b

  5. kernel upload, run and readout works, but only with 128byte reads

    @mattvenn
    mattvenn committed Nov 21, 2018
    1ae583a

  6. fixed ACK: working with 1024 byte write/reads

    @mattvenn
    mattvenn committed Nov 21, 2018
    b67c8d5

  7. nicer formatting

    @mattvenn
    mattvenn committed Nov 21, 2018
    4575fe0

Commits on Nov 26, 2018

  1. include spi client verilog

    @mattvenn
    mattvenn committed Nov 26, 2018
    02e10bd

  2. pcf for lattice up5k dev board

    @mattvenn
    mattvenn committed Nov 26, 2018
    1bbcbb3

  3. gtkwave config

    @mattvenn
    mattvenn committed Nov 26, 2018
    5a1619e

  4. Merge branch 'single_spi_reg_clock' of mattvenn.net:~/symbiotic_eda/m… 

    …laccel into single_spi_reg_clock
    @mattvenn
    mattvenn committed Nov 26, 2018
    931fafa

  5. change print for python2

    @mattvenn
    mattvenn committed Nov 26, 2018
    443d1e4

  6. Merge branch 'single_spi_reg_clock' of mattvenn.net:~/symbiotic_eda/m… 

    …laccel into single_spi_reg_clock
    @mattvenn
    mattvenn committed Nov 26, 2018
    9f1006e

  7. pinout

    @mattvenn
    mattvenn committed Nov 26, 2018
    ed52c10