Skip to content

/ riscv-formal

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

RVFIMON generate.py not creating ialign16 #30

Open
jasonB221 opened this issue Sep 15, 2019 · 1 comment
Open

RVFIMON generate.py not creating ialign16 #30

jasonB221 opened this issue Sep 15, 2019 · 1 comment

Comments

@jasonB221
Copy link

@jasonB221 jasonB221 commented Sep 15, 2019

When running monitor/generate.py with default arguments, wire ialign16 is not generated in the output of any instruction module. It appears that print_rewrite_file cannot handle the nested `ifdefs present in the various insn_*.v files.
@jleahy
Copy link

@jleahy jleahy commented Sep 19, 2019

I think I've fixed this in PR #31
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Linked pull requests

Successfully merging a pull request may close this issue.

None yet
2 participants
@jleahy @jasonB221