Skip to content

/ riscv-formal

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Small fixes for monitor generation #31

Merged
merged 3 commits into from Oct 22, 2019
Merged

Small fixes for monitor generation #31

merged 3 commits into from Oct 22, 2019
+25 −57

Commits on Sep 18, 2019

  1. Handle nested ifdef in generate.py 

    This is required to properly handle the BEQ instruction with compressed
instructions disabled. Currently in this case invalid verilog output
is produced.
    Joshua Leahy
    Joshua Leahy committed Sep 18, 2019
    40e6d91

  2. Prevent warning in icarus verilog with output of generate.py 

    This is unfortunate as it requires switching between wire/reg, but otherwise
icarus verilog complains that this always block has no sensitivity list.
    Joshua Leahy
    Joshua Leahy committed Sep 18, 2019
    3e2dac9

  3. Make generate.py executable within Git 

    This should save people one step when checking the repository out on Linux
    Joshua Leahy
    Joshua Leahy committed Sep 18, 2019
    d828957