Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

VexRiscv imem/dmem checks #5

Merged
merged 5 commits into from Nov 26, 2017
Merged
Changes from 1 commit
Commits
File filter...
Filter file types
Jump to…
Jump to file
Failed to load files.

Always

Just for now

typo

  • Loading branch information
Dolu1990 committed Nov 26, 2017
commit 082f8836a7c2db17d9e8d2cf251ecb8c3792d1ca
@@ -12,7 +12,7 @@ All standards checks are passing
- Causality
- Liveness

Other tests passing :
Others tests passing :
- Instruction Memory check
- Data Memory check

@@ -21,7 +21,7 @@ Other tests passing :
First install Yosys, SymbiYosys, and the solvers. See [here](http://symbiyosys.readthedocs.io/en/latest/quickstart.html#installing)
for instructions.

To run all checks:
To run all standards checks:

```
python3 ../../checks/genchecks.py
@@ -39,7 +39,7 @@ export test=insn_beq_ch0; rm -r checks/$test; make -C checks -j$(nproc) $test/PA
```


Running the memory checks :
To run imem/dmem checks checks :

```
sby -f imemcheck.sby
ProTip! Use n and p to navigate between commits in a pull request.