Skip to content

/ riscv-formal

New pull request New
Clear current search query, filters, and sorts
4 Open 12 Closed
4 Open 12 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels.
Projects
Filter by project
Milestones
Filter by milestone
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀
Add support for optionally ignoring rmask
#37 by chgentso was closed Apr 22, 2020
1
more references
#35 by llelf was merged Mar 30, 2020
Small fixes for monitor generation
#31 by jleahy was merged Oct 22, 2019
Add a "mode" option to cfg file
#28 by AlAlves was merged Aug 9, 2019 • Approved
4
Don't use rd_wdata of instructions that trapped in the reg check
#26 by JobNoorman was closed Jul 18, 2019
2
Update checks.cfg
#23 by AlAlves was merged Jun 26, 2019
Update cores/serv/checks.cfg
#21 by AlAlves was merged May 21, 2019
Fix monitor/generate.py to support macros besides RISCV_FORMAL_COMPRE…
#16 by yx9527 was merged Nov 5, 2018
Serv
#14 by cliffordwolf was merged Nov 1, 2018
Change mul formal to new method
#8 by tomverbeure was closed Aug 14, 2018
1
Fix minor typos
#7 by tomverbeure was merged Aug 8, 2018
VexRiscv imem/dmem checks
#5 by Dolu1990 was merged Nov 26, 2017
@cliffordwolf
3
ProTip! Add no:assignee to see everything that’s not assigned.