

Design of the Signal Generator for ISS-Bioreactor

Aykut C. Satici*

Boise State University

Mechanical and Biomedical Engineering

(Dated: April 15, 2023)

This technical report is prepared to document the design of the signal generator circuit for the ISS-Bioreactor project at Boise State University.

1. INTRODUCTION

We design an input PWM filter to create the desired 0–10V sine wave at 90Hz that the controller expects from a carrier PWM signal at a carrier frequency 36.6kHz.

This technical report builds the final design up over a few major steps. For the impatient reader, the theoretical analysis, the implementation, and the full blown-up schematic of the final design are provided in Section 2.3, Section 3, and Figure 9 of the Appendix A, respectively.

2. THEORETICAL ANALYSIS

We perform a basic PWM filter design to generate the driving 0–10V sine wave signal to be fed into the Physik Instrumente (PI)’s controller for one of their piezoelectric actuators [2].

2.1. Basic Lowpass Filter Design

Consider the first-order filter sketched in Figure 1 with a sinusoidal driving voltage. The current i over the capacitor is $i = C \frac{dv_o}{dt}$. KVL around the loop gives

$$RC \frac{dv_o}{dt} + v_o = v_{\text{sig}} = A \cos(\omega t)$$

This differential equation has the transfer function

$$G(s) = \frac{1}{RCs + 1}.$$

The steady-state solution of the differential equation is obtained as

$$\begin{aligned} v_o(t) &= A |G(j\omega)| \cos(\omega t + \angle G(j\omega)) \\ &= \frac{A}{\sqrt{1 + \omega^2 R^2 C^2}} \cos(\omega t - \arctan(\omega RC)) \end{aligned}$$

Since we do not want our signal to be attenuated by the low-pass filter, we must choose the values of R and C such that $\omega RC \ll 1$ or $2\pi RC \ll 1/f$.

Unfortunately, our actual input from the microcontroller is not a pure sine wave, rather a PWM signal. Therefore, we also need the value of $2\pi RC$ to be large so that it attenuates the high frequencies present in the




FIG. 1: A first-order low-pass filter circuit.

PWM signal. This requirement is difficult to achieve with just a first-order low-pass filter, leading us to design a second-order low-pass filter in the next subsections.

2.2. Second-Order LPF Design

A second-order filter is implemented as a linear operator from the Teensy-generated PWM voltage input v_t to the voltage v_i , as presented in Figure 2. The remainder of this circuit constitutes a noninverting op-amp that amplifies the sine wave extracted from its PWM modulation from 0–3.3V to 0–10V. We analyze the circuit so as to figure out the values of the various resistances and capacitances.




FIG. 2: The signal generator circuit.

The 0–3.3V PWM signal is to be filtered to extract the modulated sine wave. Thanks to the buffer op-amp, the transfer function from the Teensy input v_t to the input v_i to the non-inverting amplifier op-amp is given by

$$H(s) = \frac{V_i(s)}{V_t(s)} = \frac{1}{R^2 C^2 s^2 + 2RCs + 1}. \quad (1)$$

This is a fully-damped transfer function with poles at $s_{1,2} = -1/RC$. In other words, the cut-off frequency

*Electronic address: aykutsatici@boisestate.edu

of this filter is at $f = \frac{1}{2\pi RC}$ with a roll-off of 40dB per decade. Contrast this to the first-order filter of the previous subsection where the roll-off was 20dB per decade. The greater roll-off rate allows us to be able to select $2\pi RC \ll 1/f$ while simultaneously achieving excellent high-frequency attenuation.

Our desired signal is a 90Hz sinusoidal. We do not want to lose this signal, i.e., we want our transfer function $H(s)$ to approximately have a unity gain at this frequency. We set $2\pi RC \leq 1/450$ or $RC \leq 3.537 \times 10^{-4}$ s to satisfy this requirement.

The attenuation needed at the PWM carrier frequency provides us with a lower bound on the product RC .

$$20 \log |H(j\omega)| = -20 \log (1 + R^2 C^2 \omega^2) \text{ dB.}$$

For instance, if we want not less than 100-fold attenuation at the PWM carrier frequency of 36.6kHz, then we must have that

$$\begin{aligned} -40 &\geq -20 \log |H(j2\pi 36600)| \\ \Rightarrow 1 + 4\pi^2 R^2 C^2 36600^2 &\geq 100 \Rightarrow RC \geq 4.327 \times 10^{-5}. \end{aligned}$$

Putting this constraint together with the constraint in the previous paragraph, we must have that

$$4.327 \times 10^{-5} \text{ s} \leq RC \leq 3.537 \times 10^{-4} \text{ s.} \quad (2)$$

Lastly, we want to amplify the input voltage v_i thrice in order to hit the 0–10V mark. The gain of the non-inverting amplifier is $k = 1 + R_f/R_{in}$. We choose $R_f, R_{in} \geq 1\text{k}\Omega$ so as to achieve $k = 3$. The high gain bandwidth product of the LM358 op-amp is read from its datasheet to be $\text{GBP} = 1.2\text{MHz}$. Hence the transfer function from the input voltage v_i to the output voltage v_o that will be applied to the PI controller is approximately given by

$$\frac{V_o(s)}{V_i(s)} = \frac{k}{\frac{k}{2\pi \text{GBP}} s + 1} \approx \frac{3}{3.979 \times 10^{-7} s + 1},$$

which will have a firm unity gain at our desired oscillation frequency of 90Hz.

2.3. Sallen-Key Architecture

Another well-known architecture that works well for this sort of problem is the Sallen-Key low-pass filter, which replaces the two RC +buffer combination whose output enters the amplifier op-amp, as shown in Figure 3. The blown-up full schematic of signal generator circuit may be found in Figure 9 of the appendix.

We find the governing equations of this circuit. Assume an ideal op-amp model so that both of the inputs of the op-amp have potential v_i . Let the current i flowing over R_{d1} split into i_1 and i_2 , the former flowing into C_{d1}




FIG. 3: Sallen Key (second-order) low-pass filter.

and the latter into C_{d2} through R_{d2} . KCL gives

$$\begin{aligned} i &= i_1 + i_2 = \frac{1}{R_{d1}}(v_t - v_m), \\ i_1 &= C_{d1} \frac{d(v_m - v_i)}{dt}, \\ i_2 &= C_{d2} \frac{dv_i}{dt}. \end{aligned}$$

KVL around the bottom loop ($v_m - v_i - \text{gnd}$) gives $v_m = R_{d2}i_2 + v_i = R_{d2}C_{d2} \frac{dv_i}{dt} + v_i$. Plugging this into the second equation gives $i_1 = R_{d2}C_{d1}C_{d2} \frac{d^2v_i}{dt^2}$. Combined with the first and third equations, this yields

$$R_{d1}R_{d2}C_{d1}C_{d2}\ddot{v}_i + (R_{d1} + R_{d2})C_{d2}\dot{v}_i + v_i = v_t. \quad (3)$$

If we take $R_{d1} = R_{d2} = R_d$ and $C_{d1} = C_{d2} = C_d$ then the transfer function for this linear differential equation is observed to coincide with equation (1) of Section 2.2:

$$H(s) = \frac{V_i(s)}{V_t(s)} = \frac{1}{R_d^2 C_d^2 s^2 + 2R_d C_d s + 1}.$$

Therefore, all the analysis that follows equation (1) goes through for the Sallen-Key architecture as well. Theory and simulation indicate that that some good values for the resistances R_d and the capacitances C_d are $R_d = 224\text{k}\Omega$ and $C_d = 1.53\text{nF}$, with a cutoff frequency of $f \approx 465\text{Hz}$. There is a range of resistance and capacitance values that work well around these nominal values.

Remark 1. *This is the filter to be implemented in the final design; however, the experimental values of R_{d1} , R_{d2} , C_{d1} and C_{d2} will slightly change to account for imperfect PWM signal, generated by the microcontroller.*

3. RESULTS

We provide extensive simulation and experimental data and their interpretation, supporting that the proposed analog signal generator works as intended.

3.1. Simulation

We perform a realistic LTSpice [1] simulation of both second-order filters derived in Sections (2.2, 2.3). One of the important aspects of these designs is the selection of the op-amp. In order to keep the common-mode voltage at 0V we choose the op-amps as CMOS type. One such op-amp is LM358 [4], which is used in the final design, even though a similar op-amp OP292 was used in this simulation.

The PWM signal generated by Teensy [3] is simulated exactly with a carrier frequency of 36.6kHz modulating the signal

$$V_{\text{pwm}} = 3.3/2 + 3.3/2 \sin(2\pi 90t).$$

Finally, the impedance of the load (PI's controller) is read off from its datasheet and inserted as a 100k Ω resistance. The circuit that is simulated using LTSpice is presented in Figures 4 and 6 (the bottom plot).




FIG. 4: The signal generator circuit in LTSpice

The simulation for the architecture in Section 2.2 generates the relevant voltage responses, provided in Figure 5. The top plot shows the PWM signal generated by Teensy modulating a sine-wave at 90Hz frequency. The individual plots in the middle show the output of the first (cyan) and the second (purple) RC low-pass filters (v_m and v_i , respectively) that extract the modulated signal from its PWM representation. Finally, the last plot shows the thrice amplified signal through the op-amp OP292.

The performance of the Sallen-Key architecture from Section 2.3 is shown in Figure 6 (top plot), where the values for the resistances were taken to be $R_d = 68\text{k}\Omega$ and capacitances to be $C_d = 1\text{nF}$. Even though the performance of the Sallen-Key filter of Section 2.3 looks very similar to the RC +buffer filter of Section 2.2 in simulation, the experiments favor the Sallen-Key significantly. We will implement this filter in our final design.

3.2. Experiment

The Sallen-Key architecture is implemented on a simple setup on my tabletop. A snapshot of Teensy's PWM signal that modulates the desired sine-wave output is provided in Figure 7.

Figure 8 shows the response of the second-order Sallen-Key LFP observed through an oscilloscope. This is the output of the signal generator in response to the Teensy generated 90Hz 0–3.3V PWM signal modulating the desired sine wave. This response is satisfactory and should drive the PI controller without any issues.




FIG. 5: The response from the simulation for one full period.




FIG. 6: The response of the Sallen-Key architecture.

We have also tested the signal generator by driving PI's piezoelectric actuator. It turns out that since Teensy's imperfect PWM generation, the best values of the various capacitances and resistances seen in the circuit diagram 9 are as given in Table I. These are the values to be used in the final design.

4. DISCUSSION AND CONCLUSIONS

A sine wave is modulated using a 0–3.3V PWM output of a Teensy 4.1 microcontroller at a carrier frequency of




FIG. 7: A snapshot of Teensy's PWM signal with a carrier frequency of 36.6kHz.

TABLE I: Experimental values of resistances and capacitances.

R_{d1}	R_{d2}	C_{d1}	C_{d2}	R_f	R_{in}
500k Ω	100k Ω	2.35nF	1nF	2k Ω	1k Ω

36.6kHz. We presented two second-order lowpass filters to extract the modulated signal from its PWM representation: (i) RC +buffer configuration, (ii) Sallen-Key architecture. We have shown that in simulation both filters perform similarly, however in experiments the Sallen-Key filter performs significantly better. We have decided to use this filter in our final design on the bioreactor.

5. ACKNOWLEDGMENT

The author thanks Drs. John Chiasson and Vishal Saxena of Electrical and Computer Engineering at Boise State University and University of Delaware, respectively,

for their invaluable insights into the practical implementation of the signal generator.




FIG. 8: The response of the second-order Sallen-Key filter.

-
- [1] Analog Devices. LTSpice. URL <https://www.analog.com/en/design-center/design-tools-and-calculators/ltspice-simulator.html>.
 - [2] Physik Instrumente. E-610. URL <https://www.physikinstrumente.com/en/products/controllers-and-drivers/nanopositioning-piezo-controllers/e-610-piezo-amplifier-controller-601000>.
 - [3] PJRC. Teensy. URL <https://www.pjrc.com/teensy/>.
 - [4] Texas Instruments. LM358B. URL <https://www.ti.com/product/LM358B>.

Appendix A: Full Circuit Drawing of the Final Design

The final signal generator circuit schematic is presented in Figure 9. The potential v_t denotes the 0–3.3V PWM signal modulating a 90Hz sinusoidal wave at a carrier frequency of 36.6kHz. The potential v_o denotes the 0 – 10V analog 90Hz sine-wave signal ready to be sent to the Physik Instrumente controller as its reference input. The capacitances and the resistances are provided in Table I.




FIG. 9: The final signal generator circuit design.