Digital System Design with HDL (I) Lecture 13

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU

In This Session


• Design Example — Bus Structure

1


The Functions

- A digital system contains a set of registers used to store data.
- Each register is connected to a bus, which is used to transfer data into and out of the register.
- Data can be also placed on the bus from an external circuit block.
- At any time only one register or the external block can put data onto the bus.

Bus Structure for Digital Systems




Connecting Registers to a Bus




2-bit bus connecting: 2 registers

Swapping operation





Verilog for Swapping

5




N-bit Register Module





Tri-State Module

```
module trin (Y, E, F);
   parameter n = 8;
   input [n-1:0] Y;
   input E;
   output [n-1:0] F;
   wire [n-1:0] F;
   assign F = E ? Y : 'bz;
endmodule
```



Control Circuit Module


```
module shiftr (Resetn, w, Clock, Q);
    parameter m = 4;
   input Resetn, w, Clock;
    output [1:m] Q;
    reg [1:m] O;
    integer k:
    always @(negedge Resetn or posedge Clock)
                                                          Q[1] Q[2] Q[3] Q[4]
        if (!Resetn)
          O \le 0:
        else
        begin
          for (k = m; k > 1; k = k-1)
             Q[k] \le Q[k-1];
          O[1] \le w:
        end
endmodule
```

A Digital System for Swap



```
module swap (Data, Resetn, w, Clock,
                                                   assign Rin[1] = RinExt[1] | Q[3];
          Extern, RinExt, BusWires);
                                                   assign Rin[2] = RinExt[2] | O[2];
                                                   assign Rin[3] = RinExt[3] | Q[1];
    input [7:0] Data;
                                                   assign Rout[1] \neq Q[2];
    input Resetn, w, Clock, Extern;
                                                   assign Rout[2] = Q[1];
    input [1:3] RinExt;
                                                   assign Rout[3] = Q[3];
    output [7:0] BusWires;
    tri [7:0] BusWires;
                                                   regn reg 1 (BusWires, Rin[1], Clock, R1);
                                                   regn reg 2 (BusWires, Rin[2], Clock, R2);
    wire [1:3] Rin, Rout, Q;
                                                   regn reg 3 (BusWires, Rin[3], Clock, R3);
    wire [7:0] R1, R2, R3;
    shiftr control (Resetn, w, Clock, O);
                                                   trin tri ext (Data, Extern, BusWires);
          defparam control.m = 3;
                                                   trin tri 1 (R1, Rout[1], BusWires);
                                                   trin tri 2 (R2, Rout[2], BusWires);
                                                   trin tri 3 (R3, Rout[3], BusWires);
Q[1]: R2<sub>out</sub>, R3<sub>in</sub>
                    RinExt [i] allows
                     external data to be
Q[2]: R1<sub>out</sub>, R2<sub>in</sub>
                                                endmodule
                     loaded into Ri
                                                                                            11
Q[3]: R3<sub>out</sub>, R1<sub>in</sub>
```

Swap Based on Multiplexers



12


Swap using multiplexers




```
regn reg 1 (BusWires, Rin[1], Clock, R1);
module swapmux (Data, Resetn, w, Clock,
RinExt, BusWires);
                                                         regn reg 2 (BusWires, Rin[2], Clock, R2);
     input [7:0] Data;
                                                         regn reg 3 (BusWires, Rin[3], Clock, R3);
     input Resetn, w, Clock;
     input [1:3] RinExt;
                                                         always @(Q or Data or R1 or R2 or R3)
     output [7:0] BusWires;
                                                           begin
     reg [7:0] BusWires;
                                                            if (Q == 3'b000) BusWires = Data;
     wire [1:3] Rin, Q;
                                                            else if (Q == 3'b100) BusWires = R2;
     wire [7:0] R1, R2, R3;
                                                            else if (Q == 3'b010) BusWires = R1;
                                                                   BusWires = R3:
     shiftr control (Resetn, w, Clock, O);
                                                          end
            defparam control.m = 3;
                                                         endmodule
     assign Rin[1] = RinExt[1] | O[3];
     assign Rin[2] = RinExt[2] | Q[2];
     assign Rin[3] = RinExt[3] | Q[1];
Q[1]: R2<sub>out</sub>, R3<sub>in</sub>
                                                                                   Q[1]: R2<sub>out</sub>
                                            Q [1:3]: Q[1], Q[2], Q[3]
                                                                                   Q[2]: R1<sub>out</sub>
Q[2]: R1<sub>out</sub>, R2<sub>in</sub>
                                                                                                       13
                                                                                   Q[3]: R3<sub>out</sub>
Q[3]: R3<sub>out</sub>, R1<sub>in</sub>
```

Simulation





Simulation



elsewhere but aligned with Clock.

55 written into R1