Digital System Design with HDL (I) Lecture 9

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XJTLU

In This Session

- Verilog for Combinational Circuits
 - Adders
 - Arithmetic Overflow


1

3

Half-Adders

The half-adder does not add an input carry.

A	В	Cout	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



- The sum is 1 only when the inputs are different
 — an XOR operation.
- The output carry is 1 only when both the inputs are 1 an AND operation.

Full Adders

	Σ	C_{out}	C_{in}	В	A
Input (— A — ¬	0	0	0	0	0
bits	1	0	1	0	0
B C_{out}	1	0	0	· 1	0
Input carry $$ C_{in}	0	1	1	1	0
$\Sigma = (A \oplus B) \oplus C_{\rm in}$	1	0	0	0	1
	0	1	1	0	1
	0	1	0	1	1
	1	1	1	1	1

$$C_{out} = ABC_{in} + AB\overline{C}_{in} + A\overline{B}C_{in} + \overline{A}BC_{in}$$

$$= (ABC_{in} + AB\overline{C}_{in}) + (ABC_{in} + A\overline{B}C_{in}) + (ABC_{in} + \overline{A}BC_{in})$$

$$= AB + AC_{in} + BC_{in}$$

2

Full Adders

Exclusive-OR operation satisfies associative rule:

$$\begin{array}{rcl} x \oplus (y \oplus z) & = & x \oplus (\overline{y}z + y\overline{z}) \\ & = & \overline{x}(\overline{y}z + y\overline{z}) + x(\overline{y} \cdot \overline{z} + yz) \\ & = & \overline{x} \cdot \overline{y}z + \overline{x}y\overline{z} + x\overline{y} \cdot \overline{z} + xyz \end{array}$$

$$\begin{array}{rcl} (x \oplus y) \oplus z & = & (\overline{x}y + x\overline{y}) \oplus z \\ & = & (\overline{x} \cdot \overline{y} + xy)z + (\overline{x}y + x\overline{y})\overline{z} \\ & = & \overline{x} \cdot \overline{y}z + xyz + \overline{x}y\overline{z} + x\overline{y} \cdot \overline{z} \end{array}$$

We have

$$s = (x \oplus y) \oplus c = x \oplus y \oplus c$$

5

Full Adders

What is the output for an XOR gate with multiple inputs?

- If there are even 1s in the inputs, output a 0.
- If there are odd 1s in the input, output a 1.

Example:


$$0 \oplus 0 \oplus 0 = 0$$

$$1 \oplus 0 \oplus 0 = 1$$

$$1 \oplus 1 \oplus 0 = 0$$

$$1 \oplus 1 \oplus 1 = 1$$

Full Adders



6

Arithmetic Overflow

 Arithmetic overflow occurs when the outcome of addition does not fit within the magnitude bits used to represent the numbers.

Arithmetic Overflow

- It is important to be able to detect the overflow.
- In this example, Overflow = $c_3 \oplus c_4$
- For n-bit numbers we have

```
Overflow = c_n \oplus c_{n-1} = c_n \oplus x_{n-1} \oplus y_{n-1} \oplus s_{n-1}

Since s_k = x_k \oplus y_k \oplus c_k, it follows that
x_k \oplus y_k \oplus s_k = (x_k \oplus y_k) \oplus (x_k \oplus y_k \oplus c_k)
= (x_k \oplus y_k) \oplus (x_k \oplus y_k) \oplus c_k
= 0 \oplus c_k
```

9

Full-Adders

Using gate level primitives

```
module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;

xor (s, x, y, Cin);
and (z1, x, y);
and (z2, x, Cin);
and (z3, y, Cin);
or (Cout, z1, z2, z3);
endmodule
```

10

Full-Adders

Using continuous assignment

```
\label{eq:module} \begin{split} & \textbf{module} \ \ \textbf{fulladd} \ \ (Cin, \, x, \, y, \, s, \, Cout); \\ & \textbf{input} \ Cin, \, x, \, y; \\ & \textbf{output} \ s, \, Cout; \\ & \textbf{assign} \ s = x \wedge y \wedge Cin; \\ & \textbf{assign} \ Cout = (x \ \& \ y) \ | \ (x \ \& \ Cin) \ | \ (y \ \& \ Cin); \\ & \textbf{endmodule} \end{split}
```

Full-Adders

A 4-bit adder using module instantiation

```
module adder4 (carryin, X, Y, S, carryout);
input carryin;
input [3:0] X, Y;
output [3:0] S;
output carryout;
wire [3:1] C;

fulladd stage0 (carryin, X[0], Y[0], S[0], C[1]);
fulladd stage1 (C[1], X[1], Y[1], S[1], C[2]);
fulladd stage2 (C[2], X[2], Y[2], S[2], C[3]);
fulladd stage3 (C[3], X[3], Y[3], S[3], carryout);
endmodule
```

Full-Adders

An n-bit adder using procedural statements

```
module addern (carryin, X, Y, S, carryout);
  parameter n=32:
 input carryin;
 input [n-1:0] X, Y;
  output reg [n-1:0] S;
  output reg carryout;
  reg [n:0] C;
 integer k;
  always @(X, Y, carryin)
 begin
    C[0] = carryin;
    for (k = 0; k < n; k = k+1)
    begin
       S[k] = X[k] ^ Y[k] ^ C[k];
      C[k+1] = (X[k] & Y[k]) | (X[k] & C[k]) | (Y[k] & C[k]);
     end
     carryout = C[n];
  end
endmodule
                                                           13
```

Full-Adders

An alternative n-bit adder with the overflow signal

```
module addern (carryin, X, Y, S, carryout, overflow);
    parameter n = 32;
    input carryin;
    input [n-1:0] X, Y;
    output reg [n-1:0] S;
    output reg carryout, overflow;

always @(X, Y, carryin)
    begin
        {carryout, S} = X + Y + carryin;
        overflow = carryout ^ X[n-1] ^ Y[n-1] ^ S[n-1];
    end
endmodule
```

14

Full-Adders

A one-digit BCD adder

```
0111 7

+ 0101 + 5

1100 12

+ 0110

10010

1000 8

+ 1001 + 9

10001 17

+ 0110

10111
```

```
\label{eq:module} \begin{tabular}{ll} \textbf{module} & bcdadd(Cin, X, Y, S, Cout); \\ & \textbf{input} & Cin; \\ & \textbf{input} & [3:0] & X, Y; \\ & \textbf{output} & \textbf{reg} & [3:0] & S; \\ & \textbf{output} & \textbf{reg} & Cout; \\ & \textbf{reg} & [4:0] & Z; \\ & \textbf{always} @ & (X, Y, Cin) \\ & \textbf{begin} \\ & Z = X + Y + Cin; \\ & \textbf{if} & (Z < 10) \\ & \{Cout, S\} = Z; \\ & \textbf{else} \\ & \{Cout, S\} = Z + 6; \\ & \textbf{end} \\ & \textbf{endmodule} \\ \endbe{table}
```

15