# Digital System Design with HDL (I) Lecture 5

Dr. Ming Xu

Dept of Electrical & Electronic Engineering

XITLU

In This Session

- Primitive Instantiations
- Continuous Assignments
- Procedural Statements
  - Procedural Assignment Statements

#### **Primitive Instantiations**

A circuit can be described using predefined modules.

gate\_type [instance\_name] (output\_port, input\_port {,
input\_port });

gate\_type # (delay) [instance\_name] (output\_port, input\_port {, input\_port });

- · gate\_type: the type of gate
- Instance\_name: optional.
- · delay: propagation delay in time units.

#### **Primitive Instantiations**

Example: Structural specification of a full-adder

```
module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;
wire z1, z2, z3, z4;

and And1 (z1, x, y);
and And2 (z2, x, Cin);
and And3 (z3, y, Cin);
or Or1 (Cout, z1, z2, z3);
xor Xor1 (z4, x, y);
xor Xor2 (s, z4, Cin);
endmodule
```

```
module fulladd (Cin, x, y, s, Cout);
input Cin, x, y;
output s, Cout;

and (z1, x, y);
and (z2, x, Cin);
and (z3, y, Cin);
or (Cout, z1, z2, z3);
xor (z4, x, y);
xor (s, z4, Cin);
endmodule
```

4

#### **Primitive Instantiations**

## **Gate Types**

Name	Description	Usage
and	$f=(a\cdot b\cdots)$	and $(f, a, b,)$
nand	$f = \overline{(a \cdot b \cdots)}$	nand $(f, a, b, \ldots)$
or	$f = (a + b + \cdots)$	<b>or</b> (f, a, b,)
nor	$f = \overline{(a+b+\cdots)}$	$\mathbf{nor}(f, a, b, \ldots)$
xor	$f=(a\oplus b\oplus\cdots)$	$\mathbf{xor}(f, a, b, \ldots)$
xnor	$f=(a\odot b\odot\cdots)$	$\mathbf{xnor}(f, a, b, \ldots)$
not	$f = \overline{a}$	<b>not</b> ( <i>f</i> , <i>a</i> )

# Continuous Assignments

- · Continuous assignments model combinational logic.
- Each time a signal on the right-hand side changes, the net on the left-hand side is re-evaluated.

**Explicit** Continuous Assignment net\_type [size] net\_name; assign net\_name = expression;

Implicit Continuous Assignment
net\_type [size] net\_name = expression;

#### **Primitive Instantiations**

#### **Gate Types**


• **notif** and **bufif** gates are tri-state buffers.

Name	Description	Usage
buf	f = a	<b>buf</b> ( <i>f</i> , <i>a</i> )
notif0	$f = (!e ? \overline{a} : `bz)$	<b>notif0</b> ( <i>f</i> , <i>a</i> , <i>e</i> )
notif1	$f = (e ? \overline{a} : `bz)$	<b>notif1</b> (f, a, e)
bufif0	f = (!e ? a : `bz)	<b>bufif0</b> ( <i>f</i> , <i>a</i> , <i>e</i> )
bufif1	f = (e ? a : `bz)	<b>bufif1</b> ( <i>f, a, e</i> )

6

# **Continuous Assignments**

## Example



```
module example3 (x1, x2, x3, f);

input x1, x2, x3;

output f;

assign f = (x1 \& x2) | (\sim x2 \& x3);

endmodule
```

8

## Continuous Assignments

 Multiple assignments can be specified in one assign statement (separated by commas)

 Multiple assignments can be combined with a net (wire, tri) declaration.

wire 
$$s = x ^ y,$$
  
  $c = x & y;$ 

• Countinuous assignments are **concurrent** statements; their ordering in the code does not matter.

9

# always Block

always @(sensitivity\_list)
[begin]
 [procedural assignment statements]
 [programming constructs]
[end]

- If the value of a signal in the *sensitive list* changes, all the statements are evaluated sequentially.
- The signals are separated by keyword or or comma in Verilog 2001.

#### **Procedural Statements**

- Procedural statements are evaluated in the order in which they appear.
- Procedural statements must be contained in always (or initial) blocks, or function or task blocks that are called only from inside always (or initial) blocks.
- **always** procedural blocks process statements *repeatedly*.
- initial procedural blocks process statements one time.

10

## always Block

- Level-sensitive always block
  - always @ (signal1 or signal2)
  - Used for combinational circuits and latches
- Edge-sensitive always block
  - always @ (posedge clk)
    - Response to positive edge of clk signal
  - always @ (negedge clk)
    - Response to negative edge of clk signal
  - Used for sequential circuits and flip-flops


11

12

## always Block

#### Example:

a combinational logic circuit




```
module example5 (x1, x2, x3, f);
input x1, x2, x3;
output f;
reg f;

always @(x1 or x2 or x3)
if (x2 == 1)
    f = x1;
else
    f = x3;
endmodule
```

# always Block

Example: D-type flip-flop



```
module flipflop (D, Clock, Q);
input D, Clock;
output Q;
reg Q;
always @(posedge Clock)
Q = D;
endmodule
```

14

# **Procedural Assignment Statements**

• =

```
Blocking assignments – evaluate in order

begin

Q1 = D;
Q2 = Q1; // new Q1 goes to Q2.

end


• <=
No-blocking assignments – evaluate in parallel
begin
Q1<= D;
Q2<= Q1; // old Q1 goes to Q2
end
The order of statements doesn't matter
```

# **Procedural Assignment Statements**

- For blocking assignments, the values of variables in each statement are the new values set by any preceding statements in the always block.
- For non-blocking assignments, the values of variables are the values at the beginning of the always block.
- Although the statements inside each always block are evaluated in order, each entire always block is still like a concurrent statement.


# **Procedural Assignment Statements**

Blocking and non-blocking assignments



# **Procedural Assignment Statements**

**Example:** Blocking assignments



# Procedural Assignment Statements

**Example**: No-blocking assignments

```
\begin{tabular}{ll} \textbf{module} example 7\_4 (D, Clock, Q1, Q2);\\ \textbf{input} D, Clock;\\ \textbf{output} Q1, Q2;\\ \textbf{reg} Q1, Q2;\\ \textbf{always} @(\textbf{posedge} \, Clock)\\ \textbf{begin}\\ Q1 <= D;\\ Q2 <= Q1;\\ \textbf{end}\\ \end{tabular}
```

## **Procedural Assignment Statements**

#### Recommendations

- It is better to use blocking assignments when describing combinational circuits
- It is better to using no-blocking assignments to describe sequential circuits