Digital Electronics and Microprocessor Systems (ELEC211)

Dave McIntosh and Valerio Selis

dmc@liv.ac.uk

v.selis@liv.ac.uk

Digital 11: ASM design and serial communications



Outline

- ASM design
 - Dice game controller example
 - (<u>from</u> Roth & Kinney 6th Edition: Sections 19.2-3, p.631 on.. and in 7th Edition, p.667 on)
- Serial coding schemes
 - NRZ, NRZI, RZ, Manchester
 - Code conversion with Moore/Mealy machines
- Extra notes about shift registers (Lec 20-21/Dig 7-8)

Use VITAL!:

- Stream lectures
- Handouts
- Notes and Q&A each week
- Discussion Board
- Exam resources

www.liv.ac.uk/vital





Previous material

State machines ✓

Moore and Mealy machines ✓

ASM charts ✓

One Hot and Encoding methods ✓

State tables ✓

State graphs ✓

PLA; **PLA** tables ✓


Serial and parallel ✓

Timing diagrams ✓

Glitches ✓


Course textbook - 7th ed. available as e-book!







(Dice game 'flowchart')







Some digital design principles

General sequential circuit design principles:

(Synthesis is the opposite of analysis)

- [State graph →] State table
- Calculate number of flip-flops required
- State transition table
- Flip-flop next-state maps, input maps
- Derive flip-flop input eqns.; Output fns.
- Realise with gates or equivalent
- Check by signal tracing / simulation / testing !-


Design via ASM chart...

- Block diagram
- Define control circuit inputs/outputs
- Properly sequenced ASM chart
- Continue to implement (realise):
 - Combinational circuit and...
 - ..Flip-flops store the state



Dice game block diagram

- Counter
- Adder
- Test logic
- Control circuit
- Register
- Comparator





Assumptions:

- push buttons are properly debounced
- Rb changes are properly synchronized with clock

INPUTS to control circuit

 D_7 = 1 if dice sum is 7

 $D_{711} = 1$ if dice sum is 7 or 11

 $D_{2312} = 1$ if dice sum is 2, 3, or 12

Eq = 1 if dice sum equals number stored in Point register

Rb = 1 when Roll button pressed

Reset = 1 when Reset button pressed

OUTPUTS from control circuit


Roll = 1 enables dice counters

 $Sp = 1 \rightarrow \text{sum is stored in Point register}$


Win = 1 turns on Win light

Lose = 1 turns on Lose light






Dice game ASM chart





State graph???






Dice game: State table... (Quartus II)

%Current state	Current i	nputs					=> Current outputs				Next state%	
SS,	Rb,	Eq,	reset,	D7,	D711,	D2312	=> Win,	Lose,	Roll,	Sp,	ss;	
s0,	0,	Χ,	Χ,	Х,	Χ,	X	=> 0,	0,	0,	0,	s0;	
sO,	1,	Χ,	Χ,	Χ,	Χ,	X	=> 0,	0,	0,	0,	s1;	
s1,	o,	x,	x,	x,	o,	0	=> 0,	0,	0,	1,	s4;	
s1,	0,	x,	x,	x,	0,	1	=> 0,	0,	o,	o,	s3;	
s1,	0,	Χ,	Χ,	Χ,	1,	0	=> 0,	0,	0,	0,	s2;	
s1,	1,	Χ,	Χ,	Χ,	Χ,	Χ	=> 0,	0,	1,	0,	s1;	
s2,	Χ,	Χ,	1,	Χ,	Χ,	Χ	=> 1,	0,	0,	0,	s0;	
s2,	Χ,	Χ,	0,	Χ,	Χ,	Χ	=> 1,	0,	0,	0,	s2;	
s3,	Χ,	Χ,	0,	Χ,	Χ,	Χ	=> 0,	1,	0,	0,	s3;	
s3,	Χ,	Χ,	1,	Χ,	Χ,	Χ	=> 0,	1,	0,	0,	s0;	
s4,	0,	Χ,	Χ,	Χ,	Χ,	Χ	=> 0,	0,	0,	0,	s4;	
s4,	1,	Χ,	Χ,	Χ,	Χ,	Χ	=> 0,	0,	0,	0,	s5;	
s5,	0,	0,	Χ,	0,	Χ,	Χ	=> 0,	0,	0,	0,	s4;	
s5,	0,	0,	Χ,	1,	Χ,	Χ	=> 0,	0,	0,	0,	s3;	
s5,	0,	1,	Χ,	Χ,	Χ,	Χ	=> 0,	0,	0,	0,	s2;	
s5,	1,	Χ,	Χ,	Χ,	Χ,	Χ	=> 0,	0,	1,	0,	s5;	




Dice game: State graph using Quartus II

Rb Eq reset D7 D711 D2312/Win Lose Roll Sp



Dice game: State graph another way...


Inputs/Outputs



- Has Moore and Mealy outputs...
- But it's still a Mealy machine!



Dice game ASM chart



Note 'adjacent' assignments, e.g. S₂, S₃ (010 and 011)

... these two states are both possible next states of S₁




Dice game: State transition table...

Stat	te Al	ВС		Present state			Presen	t Inputs			Next state		Present	Outputs		Nigoria et ata de la contractat
S	, C	000		ABC	Rb	Reset	D ₇	D ₇₁₁	D ₂₃₁₂	Eq	A+B+C+	Win	Lose	Roll	Sp	Next state / outputequations?
S	, C	001		, J 000	0	Х	_	_	_	_	000	0	0	0	0	
S_2	, C	010	START S	000	1	Х	_	-	-	_	001	0	0	0	0	E.g.
S	3 C	011		001	1	Х	-	-	_	-	001	0	0	1	0	
S	, 1	100	ROLL S	001	0	Х	Χ	0	0	_	100	0	0	0	1	Roll = A'.B'.C.Rb + A.B'.C.Rb
S	, 1	101	ROLL 3	001	0	X	Χ	0	1	_	011	0	0	0	0	= (A'.B'.C+A.B'.C).Rb
	001	0	X	Χ	1	-	_	010	0	0	0	0	= (A'+A).B'.C.Rb			
			win S	010	Х	0	_	-	_	_	010	1	0	0	0	= B'.C.Rb
16 fı	unctio	ons		² \ ₀₁₀	Х	1	_	-	_	_	000	1	0	0	0	O.W.
	ossib	-	LOSE S	011	Х	1	_	-	_	_	000	0	1	0	0	or
	ables		1001	³ 011	Х	0	-	-	_	-	011	0	1	0	0	$Roll_{A.B}$
Vario			O AGAIN S	100	0	Х	-	-	_	-	100	0	0	0	0	C.Rb 00 01 11 10
				⁴ l ₁₀₀	1	Х	-	-	-	_	101	0	0	0	0	00 X
				101	0	Х	0	Χ	Χ	0	100	0	0	0	0	04
			ROLL S	101	0	Х	1	Χ	X	0	011	0	0	0	0	01 X
				101	0	Х	Χ	Χ	Χ	1	010	0	0	0	0	$11 \mid 1 \mid X \mid 1$
				101	1	Х	_	_	_	_	101	0	0	1	0	
7474	JNIVI	FRS	ITY OF	110	_	_	-	-	-	-		-	-	-	-	10 X
majos — I		ERI		111	_	_	_	_	-	_		_	_	-	_	Roll = B'.C.Rb

Dice game: realisation with a PLA and flip-flops...


- Combinational circuit
- Flip-flops to store the state



Need to program the logic array ... PLA table ...



Dice game: realisation with a PLA and flip-flops...



PLA table

			l	Inputs	3		Outputs					
	ABC	Rb	Reset	D ₇	D ₇₁₁	D ₂₃₁₂	Eq	A ⁺ B ⁺ C ⁺	Win	Lose	Roll	Sp
$S_0 \begin{cases} 1 \end{cases}$	000	0	-	-	-	-	-	000	0	0	0	0
\mathcal{I}_0	000	1	-	-	-	_	-	001	0	0	0	0
3	001	1	-	-	-	_	-	001	0	0	1	0
$S_1 \stackrel{4}{\downarrow}$	001	0	_	_	0	0	-	100	0	0	0	1
5	001	0	-	-	0	1	-	011	0	0	0	0
6	001	0	-	-	1	_	-	010	0	0	0	0
$S_2 \begin{cases} 7 \end{cases}$	010	_	0	_	_	_	-	010	1	0	0	0
² \ ₈	010	_	1	_	_	_	_	000	1	0	0	0
$S_3 \begin{cases} 9 \\ 12 \end{cases}$	011	_	1	_	_	_	-	000	0	1	0	0
³ ₁₀	011	_	0	_	_	_	-	011	0	1	0	0
S_4 $\left\{ \begin{array}{l} 11 \end{array} \right.$	100	0	-	_	_	_	_	100	0	0	0	0
12	100	1	_	_	_	_	-	101	0	0	0	0
13	101	0	-	0	_	_	0	100	0	0	0	0
S ₅ 14	101	0	-	1	_	_	0	011	0	0	0	0
15	101	0	_	_	_	_	1	010	0	0	0	0
16	101	1	-	_	_	_	_	101	0	0	1	0
17	110	_	_	_	_	_	-		_	-	_	_
18	111	_	-	_	_	_	_		_	_	_	_




Dice game: realisation with a PLA and flip-flops...

_					iiiputs)			Outputs					
		ABC	Rb	Reset	D ₇	D ₇₁₁	D ₂₃₁₂	Eq	A ⁺ B ⁺ C ⁺	Win	Lose	Roll	Sp	
S_0	j 1	000	0	-	-	_	_	_	000	0	0	0	0	
0	l ₂	000	1	-	-	_	_	_	001	0	0	0	0	
	3	001	1	-	-	_	_	_	001	0	0	1	0	
S_1	4	001	0	-	-	0	0	_	100	0	0	0	1	
<i>J</i> ₁	5	001	0	-	-	0	1	_	011	0	0	0	0	
	6	001	0	-	-	1	0	_	010	0	0	0	0	
S_2	5 7	010	_	0	_	_	_	_	010	1	0	0	0	
2	۱ ₈	010	-	1	_	_	_	-	000	1	0	0	0	
ς	9	011	_	1	_	_	_	_	000	0	1	0	0	
<i>S</i> ₃	l ₁₀	011	-	0	_	_	_	-	011	0	1	0	0	
S ₄	j 11	100	0	-	-	_	_	_	100	0	0	0	0	
-4	l ₁₂	100	1	-	_	_	_	_	101	0	0	0	0	
	13	101	0	-	0	_	_	0	100	0	0	0	0	
S ₅	14	101	0	-	1	_	_	0	011	0	0	0	0	
5	15	101	0	-	_	_	_	1	010	0	0	0	0	
	16	101	1	-	_	_	_	_	101	0	0	1	0	
	17	110	_	-	_	_	_	-		_	-	_	_	
	18	111	_	_	_	_	_	-		_	_	_	_	

Next state / output equations...?

E.g.

Win = B.C'



$$Win = B.C'$$




Serial Data Transmission

Binary data is frequently transmitted between computers as a serial stream of bits...

- bit by bit
- one bit at a time

USB 1 and 2 (Universal Serial Bus)










Serial Data Transmission


A clock signal is often transmitted along with the data, so the receiver can read the data at the proper time.





Serial Data Transmission

Alternatively only the serial data is transmitted, and a **clock recovery circuit** ("digital phase-locked loop") is used to regenerate the clock signal at the receiver.



More transitions (0 to 1, 1 to 0) make it easier to recover the clock.





Serial Coding Schemes

Here are four different coding schemes for serial data:

NRZ (non-return-to-zero) code: each bit is transmitted for one bit time, without any change.

NRZI (non-return-to-zero-inverted) code: data is encoded by the **presence** (1) or absence (0) of transitions in the output.






Serial Coding Schemes

RZ (return-to-zero) code:

- "1" is transmitted as 1 for the first half of the bit time and 0 for the second half
- "0" is transmitted as 0 for full bit-time

Manchester code:


- "1" is transmitted as 1 for the 1st half of the bit time and 0 for the 2nd half of the cycle
- "0" is transmitted as 0 for the first half and 1 for the second half
- This is a "self-clocking" signal clock embedded



NRZ to Manchester Code Conversion

Advantage: when the original bit sequence has a long string of 1's or 0's, Manchester code has more transitions and this makes it easier to recover the clock signal.

We may wish to convert NRZ to Manchester code.




Use a clock 'Clock2' that is twice the frequency of the basic clock.

Now, all changes in state will occur on the same edge of Clock2.



NRZ to Manchester Code Conversion: Mealy Machine

Falling-edge-triggered



State assignment:

 $S_0 \rightarrow S_1$ is associated with a Manchester 0; $S_0 \rightarrow S_2$ is associated with a Manchester 1. S_0 : "reset" state (follows S_1 or S_2 , awaits next state S_1 or S_2)


Output (Manchester 1 or 0) is a function of not just the **state**, but of the **input**

If NRZ bit is 0, will be 0 for two+ Clock2 periods. If it is 1, will be 1 for two+ Clock2 periods.

So, starting from the reset state S_0 there are only two possible input (NRZ) sequences: 00 or 11




NRZ to Manchester Code Conversion (Mealy Machine)



If the first input is 0 the output is 0 and at the end of the Clock2 period, the circuit goes to S_1 . The second input must be 0 & the circuit comes back to S_0 & output becomes 1.

Nearly the same story for the 11 input.




State table


Present State		ext ate	Pres Outp	sent out Z	
S_0	X=0 S ₁	X=1 S ₂	X=0 0	X=1 1	(Da dor i
S ₁	S_0	_/	1	-	neve
S_2	-	S_0	-	0	


(Dash – we don't care; input sequence never occurs)



NRZ to Manchester Code Conversion (Mealy Machine)








If input signal is not exactly synchronised with the clock ... glitches in output.



Solution: redesign circuit in **Moore** form.

NRZ to Manchester Code Conversion: Moore Machine




State Diagram

Present State	Next S	Present Output	
	X=0	X=1	Z
S_0	S_1	S_3	0
S ₁	S_2	-	0
S_2	S ₁	S_3	1
S_3	-	S_0	1

State Table



NRZ to Manchester Code Conversion: Moore Machine



Moore circuit output waits until after the active edge of the clock, so glitches are avoided, but the output is delayed by a single **Clock2** period.



NRZ to Manchester Code Conversion: Moore Machine Encoded

State transition table

State	BA
S_0	00
S_1	01
S ₂	10
S ₃	11

Present State	Present input	Next State	Present Output
BA	X	B ⁺ A ⁺	Z
00	0	01	0

0

0

 A^+ BA


$\left(\frac{\mathbb{S}_0}{0}\right)$	0	$\rightarrow \left(\frac{\mathbb{S}_1}{0}\right)$
1 1		0 0
S ₃	1	$-\underbrace{\frac{S_2}{1}}$

00	1	11	
01	0	10	
01	1	-	
10	0	01	
10	1	11	
11	0	-	
11	1	00	

Next state / output equations...?


Output:

$$Z = B$$



Next state:

$$A^+ = A'$$
$$B^+ = A'.X + A.X'$$





NRZ to Manchester Code Conversion: Moore Machine One Hot

State transition table


State	DCBA
S_0	0001
S_1	0010
S_2	0100
S ₃	1000


	State State	Present input	Next State	Present Output	
	DCBA	X	D+C+B+A+	Z	
	0001	0	0010	0	
	0001	1	1000	0	
)	0010	0	0100	0	
,	0010	1	-	0	
,	0100	0	0010	1	
)	0100	1	1000	1	
	1000	0	-	1	
	1000	1	0001	1	



Supplementary notes about shift registers (Lec20-21 / Digital 7-8 reprise)

- Serial in Serial out (SISO)
 - Data loading and retrieval are bitby-bit
 - E.g. data can only be read out at the last flip-flop, one bit at a time
- Parallel in Parallel out (PIPO)
 - Data loading and retrieval can be done in parallel
 - E.g. all bits in the word can be loaded in one clock cycle
- Data shifting to left/right
 - A possible application:
 - Left shift $\rightarrow \times 2$
 - Right shift $\rightarrow \div 2$







Summary and suggested reading



Next lecture (Lec 25 / Digital 12):

The Quine-McCluskey method.

Section 19.3 Realising ASM charts

Section 14.4 Code conversion (serial data)

Roth and Kinney Fundamentals of Logic Design



..... 7th ed. is available as an e-book!

