Digital Electronics and Microprocessor Systems (ELEC211)

Dave McIntosh and Valerio Selis

dmc@liv.ac.uk

v.selis@liv.ac.uk

Digital 2: Multiplexers, decoders and encoders




Outline

https://www.youtube.com/watch?time_continue=12&v=2pLiV brpUgE&feature=emb_logo

- Multiplexers
- Decoders
- Encoders

Course textbook – please borrow and use it!







What is a multiplexer?

- 'MUX'
- Digital switch or 'data selector'
- Multiple data inputs
- Single output
- Switching is achieved through 'select' or 'control' inputs

Note: a demultiplexer does the opposite thing...







Multiplexer ('MUX')


- A multiplexer has:
 - At least two inputs.
 - One or more control inputs.
 - One output.


 The control inputs are used to select one of the data inputs and connect it to the output.

•
$$A=0 \Rightarrow Z=I_0$$
• $A=1 \Rightarrow Z=I_1$
• $Z=A'I_0+AI_1$

A Z

0 I_0
1 I_1






$$Z = \overline{A}I_0 + AI_1$$




Implementing it...

Logic circuit for a 2-1 MUX






Possible application of a MUX






MUX (4-to-1)




Α	В	Z
0	0	I_o
0	1	I_1
1	0	I_2
1	1	I_3






$$Z = \overline{A}\overline{B}I_0 + \overline{A}BI_1 + A\overline{B}I_2 + ABI_3$$

MUX (8-to-1)






$$Z = A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3 + AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7$$



Internal logic for the 8-1 MUX




$$Z = a'b'c'I_0 + a'b'cI_1 + a'bc'I_2 + a'bcI_3 + ab'c'I_4 + ab'cI_5 + abc'I_6 + abcI_7$$



? ? Question



 What function does this 4 to 1 MUX circuit implement?







Multiplexers can also be used as a simple method for designing combinational logic circuits e.g.

$$f = B'A + CA'$$

$$= (C' + C)B'A + C(B' + B)A'$$

$$= C'B'A + CB'A + CB'A' + CBA'$$

C	B	\boldsymbol{A}		minterm
0	0	0	m_0	C'B'A'
0	0	1	m_1	C'B'A
0	1	0	m_2	C'BA'
0	1	1	m_3	C' BA
1	0	0	m_4	CB'A'
1	0	1	<i>m</i> ₅	CB' A
1	1	0	m_6	CBA'
1	1	1	<i>m</i> 7	CBA



Multiplexers can also be used as a simple method for designing combinational logic circuits e.g.

$$f = B'A + CA'$$

$$= (C' + C)B'A + C(B' + B)A'$$

$$=C'B'A+CB'A+CB'A'+CBA'$$

(C	В	\boldsymbol{A}	f
	0	0	0	0
	0	0	1	1
	0	1	0	0
	0	1	1	0
	1	0	0	1
	1	0	1	1
	1	1	0	1
	1	1	1	0



Multiplexers can also be used as a simple method for designing combinational logic circuits e.g.

$$f = B'A + CA'$$


$$= (C' + C)B'A + C(B' + B)A'$$

$$=C'B'A+CB'A+CB'A'+CBA'$$

C	\boldsymbol{B}	\boldsymbol{A}	f	
0	0	0	0)
O	0	1	1	A
O	1	0	0)
O	1	1	0	} 0
1	0	0	1)
1	0	1	1	} 1
1	1	O	1)
1	1	1	0	A'



C	В	\boldsymbol{A}	f	
0	0	0	0	1
0	0	1	1	A
0	1	O	0	1
0	1	1	0	}0
1	0	O	1	ו
1	0	1	1	} 1
1	1	O	1	ו
1	1	1	0	A'



$$f = B'A + CA'$$





Question



 Design a circuit for the following expression using a 4 to 1 mux with B and C connected to the select inputs.

$$f = B'A' + BA + CB'$$

4-to-1 MUX has 4 data inputs

Given B and C as the 2 control / select inputs


(As there are 2^n data inputs, n = 2 makes sense)






Bus Multiplexers

- X is a 4 bit wide bus => x_3, x_2, x_1, x_0
- Y is a 4 bit wide bus => y_3, y_2, y_1, y_0
- Z is a 4 bit wide bus => z_3 , z_2 , z_1 , z_0




Quad multiplexer used to select data. Input A selects one of two 4 bit data words.






Decoders



- Exactly one of the output lines will be 1 for each combination of the three input variables
- This decoder generates all of the minterms of the inputs
- A decoder converts binary information expressed by n inputs, to up to 2ⁿ unique outputs.




3-to-8 line decoder truth table



abc	У 0	<i>y</i> ₁	<i>y</i> ₂	<i>y</i> ₃	<i>y</i> ₄	<i>y</i> ₅	<i>y</i> ₆	<i>y</i> ₇
0 0 0	1	0	0	0	0	0	0	0
0 0 1	0	1	0	0	0	0	0	0
0 1 0	0	0	1		0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	1	0	0	0
1 0 1	0	0	0	0	0	1	0	0
1 1 0	0	0	0	0	0	0	1	0
1 1 1	0	0	0	0	0	0	0	1



Binary Coded Decimal (BCD) to decimal decoder – 4-to-10 line



All the output lines equal logic zero **except** the output representing the decimal number equivalent to the binary number ABCD. **This output equals logic one.**


e.g. when the input ABCD is 0101,

$$m_5 = A' \cdot B \cdot C' \cdot D = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$



		CI pu		Outputs $(m_0, m_1, m_2, m_3, m_4, m_5, m_6)$										
	В	C	D	(<i>n</i> ₀ ,	1 1	2,	₃ ,	4	₅ ,	6	7	8	9	
0	0	0	0	1	0	0	0	0	0	0	0	0	0	
0	0	0	1	0	1	0	0	0	0	0	0	0	0	
0	0	1	0	0	0	1	0	0	0	0	0	0	0	
0	0	1	1	0	0	0	1	0	0	0	0	0	0	
0	1	0	0	0	0	0	0	1	0	0	0	0	0	
0	1	0	1	0	0	0	0	0	1	0	0	0	0	
0	1	1	0	0	0	0	0	0	0	1	0	0	0	
0	1	1	1	0	0	0	0	0	0	0	1	0	0	
1	0	0	0	0	0	0	0	0	0	0	0	1	0	
1	0	0	1	0	0	0	0	0	0	0	0	0	1	
1	0	1	0	0	0	0	0	0	0	0	0	0	0	
1	0	1	1	0	0	0	0	0	0	0	0	0	0	
1	1	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	0	1	0	0	0	0	0	0	0	0	0	0	
1	1	1	0	0	0	0	0	0	0	0	0	0	0	
1	1	1	1	0	0	0	0	0	0	0	0	0	0	


Circuit diagram for BCD to decimal decoder



Lots of AND gates here ...but... NAND gates are cheaper to manufacture than AND gates (fewer transistors)



BCD to decimal decoder (4-to-10 line *with inverted outputs*)




In this case, all the output lines equal logic **one** except the output that represents the decimal number equivalent to the binary number ABCD.

This output equals logic zero.



BCD to decimal decoder (4-to-10 line *with inverted outputs*)



All the output lines equal logic one except the output that represents the decimal number equivalent to ABCD.

This output equals logic zero.

When input is greater than 9, all the output lines equal logic one.


	In	put	ts	Catpats									
Α	В	C	D	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

Outputs

BCD




Circuit diagram for BCD to decimal decoder (inverted outputs)





Using a decoder to realise a function




A decoder with *n* inputs generates all the minterms of *n* variables.

So *n*-variable functions can be realised by ORing together selected minterm outputs

$$f_1 = m_1 + m_2 + m_4$$
$$f_2 = m_4 + m_7 + m_9$$



Using a decoder to realise a function



A decoder with *n* inputs generates all the minterms of *n* variables.


So *n*-variable functions can be realised by ORing together selected minterm outputs

$$f_1 = m_1 + m_2 + m_4 = (m'_1 m'_2 m'_4)'$$

$$f_2 = m_4 + m_7 + m_9 = (m'_4 m'_7 m'_9)'$$



Using a decoder to realise a function



A decoder with *n* inputs generates all the minterms of *n* variables.

So *n*-variable functions can be realised by ORing together selected minterm outputs

$$f_1 = m_1 + m_2 + m_4$$
$$f_2 = m_4 + m_7 + m_9$$



Method

$$f_1 = m_1 + m_2 + m_4$$

 $f_2 = m_4 + m_7 + m_9$


а	b	С	d	$ f_1$	f_2
0	0	0	0	0	0
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	0	1
1	0	0	0	0	0
1	0	0	1	0	1
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0



?? Question

• What functions f_1 and f_2 does this circuit implement? Find a sum of products expression for each one.







??Question



 Design a circuit for the following expression using a BCD to decimal decoder and two OR gates.

$$f_1 = a'b'c' + a'c'd$$



$$f_2 = a'bd + ab'c'd'$$





Encoders

An encoder performs the inverse function of a decoder. If input y_i is 1 and the other inputs are 0, then *abc* outputs represent a binary number equal to i.

For example, if $y_3 = 1$, then abc = 011.

If more than one input is 1, the highest numbered input determines the output.


An extra output, d, is 1 if any input is 1, otherwise d is 0. This signal is needed to distinguish the case of all 0 inputs from the case where only y_0 is 1.



Priority Encoder

An encoder performs the inverse function of a decoder.

	Inputs								Outputs			
y_0	y_1	y_2	y_3	<i>y</i> ₄	y_5	<i>y</i> ₆	<i>y</i> ₇	a	b	C	d	
0	0	0	0	0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	0	0	0	0	1	
Χ	1	0	0	0	0	0	0	0	0	1	1	
Χ	Χ	1	0	0	0	0	0	0	1	0	1	
Χ	Χ	Χ	1	0	0	0	0	0	1	1	1	
Χ	Χ	Χ	Χ	1	0	0	0	1	0	0	1	
Χ	Χ	Χ	Χ	Χ	1	0	0	1	0	1	1	
Χ	Χ	Χ	Χ	Х	Χ	1	0	1	1	0	1	
Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	1	1	1	1	





Summary and suggested reading

Multiplexers (Section 9.2)

Decoders (Section 9.4)

Encoders (Section 9.4)

Roth and Kinney Fundamentals of Logic Design

UNIVERSITY OF LIVERPOOL

Next lecture is tomorrow at 14.00 in 502-LT2:

ROM, PLA and PAL...

