

Digital Electronics and Microprocessor Systems (ELEC211)

Dave McIntosh and **Valerio Selis**

dmc@liverpool.ac.uk
[**V.Selis@liverpool.ac.uk**](mailto:V.Selis@liverpool.ac.uk)

Week 03 – Lecture 07

Microprocessor Systems



Question

What values are held in r4, r5 and r15 after the execution of the following?

<u>Memory Address</u>	<u>Instruction</u>
0x00008000	SUBS r4, r7, r7
0x00008002	BEQ 0x00008006
0x00008004	MOVS r4, #17
0x00008006	ADDS r5, r4, #6



Answer

Register bank

r4	0x00112233
r5	0x22CC33DD
r7	0x00AA11BB
r15 (PC)	0x00008000

SUBS r4, r7, r7

r4	0x00000000
r5	0x22CC33DD
r7	0x00AA11BB
r15 (PC)	0x00008002

CPSR

After execution

0	1	0	0
N	Z	C	V

Flags

Answer

Register bank

r4	0x00000000
r5	0x22CC33DD
r7	0x00AA11BB
r15 (PC)	0x00008002

CPSR

Before Execution

0	1	0	0	
N	Z	C	V	
Flags				

BEQ 0x00008006

r4	0x00000000
r5	0x22CC33DD
r7	0x00AA11BB
r15 (PC)	0x00008006

CPSR

After execution

0	1	0	0	
N	Z	C	V	
Flags				

Answer

Register bank

r4	0x00000000
r5	0x22CC33DD
r7	0x00AA11BB
r15 (PC)	0x00008006

CPSR

Before Execution

0	1	0	0	
N	Z	C	V	
Flags				

ADD r5, r4, #6

r4	0x00000000
r5	0x00000006
r7	0x00AA11BB
r15 (PC)	0x00080008

CPSR

After execution

0	0	0	0	
N	Z	C	V	
Flags				

Answer

SUBS r4, r7, r7

- r4 holds the value 0x00000000 and Z is set.

BEQ 0x00008006

- zero flag is set therefore load program counter with new value 0x00008006 i.e. skip the instruction at address 0x00008004

ADDS r5, r4, #6

- r5 will hold 0x00000006. ($6_{10} + 0 = 6_{10} = 6_{16}$)

The program counter, r15, will hold 0x00008008.



Question

If r5 holds the value 0xFFFFFFFF, what happens to the zero and carry flags after each addition in the following programme?

```
ADDS r4, r5, #0    ;add 0 to r5  
ADDS r4, r5, #1    ;add 1 to r5  
ADDS r4, r5, #2    ;add 2 to r5
```



Answer

Register bank

r4	0x00112233
r5	0xFFFFFFFF

ADD**S** r4, r5, #0



r4	0xFFFFFFFF
r5	0xFFFFFFFF

CPSR


After execution

1	0	0	0
N	Z	C	V


Flags

Answer

Register bank




ADDS r4, r5, #1




Answer

Register bank



ADDS r4, r5, #2



Answer

ADDS r4, r5, #0

- r4 holds the value 0xFFFFFFFF and both the zero flag, Z, and the carry flag, C, are cleared.

ADDS r4, r5, #1

- r4 holds the value 0x00000000 and both the zero flag, Z, and the carry flag, C, are set.

ADDS r4, r5, #2

- r4 holds the value 0x00000001, the zero flag, Z, is cleared and the carry flag, C, is set.

Week 03 – Lecture 08

Microprocessor Systems



Question

What is the two's complement of the following numbers in 32 bits?

$-1,500,000,000_{10}$ ($1,500,000,000_{10} = 0x59682F00$)
 -211_{10} ($211_{10} = 0x000000D3$)
 -2017_{10} ($2017_{10} = 0x000007E1$)



Answer

Original No:	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Inverted No:	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0

1st : the positive value is: $1,500,000,000_{10}$ or $0x59682F00$

2nd : invert all bits $0x59682F00 \rightarrow 0xA697D0FF$

3rd : add **1** to the result:
 $0xA697D0FF + \mathbf{1} = 0xA697D100$

Result: $0xA697D100$ is the 2's complement representation of $-1,500,000,000_{10}$

Answer

Original No:	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Inverted No:	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0

1st : the positive value is: 211_{10} or $0x000000D3$

2nd : invert all bits $0x000000D3 \rightarrow 0xFFFFFFFF2C$

3rd : add **1** to the result:

$$0xFFFFFFFF2C + \mathbf{1} = 0xFFFFFFFF2D$$

Result: $0xFFFFFFFF2D$ is the 2's complement representation of -211_{10}

Answer

Original No:	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Inverted No:	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0

1st : the positive value is: 2017_{10} or $0x000007E1$

2nd : invert all bits $0x000007E1 \rightarrow 0xFFFFF81E$

3rd : add **1** to the result:

$$0xFFFFF81E + \mathbf{1} = 0xFFFFF81F$$

Result: $0xFFFFF81F$ is the 2's complement representation of -2017_{10}

Week 03 – Lecture 09

Microprocessor Systems



Question


What value is held in register r4 after the ‘add with carry’ instruction, ADCS r4, r5, is executed assuming the initial value in register r4 is $0x000000FF$ ($= +255_{10}$) and the value in r5 is $0xFFFFFFFF00$ ($= -256_{10}$) when

- (i) the carry flag is clear and
- (ii) the carry flag is set?



Answer – carry flag clear

Register bank



ADCS r4, r5

0x 00 00 00 FF
+ 0x FF FF FF FF 00
+ 0
0x FF FF FF FF FF




Register bank after execution:

r4	0xFFFFFFFF
r5	0xFFFFFFFF00

Answer – carry flag set

Register bank



ADCS r4, r5

$$\begin{array}{r} 0x\ 00\ 00\ 00\ FF \\ +\ 0x\ FF\ FF\ FF\ 00 \\ +\ \underline{\hspace{1cm}1\hspace{1cm}} \\ 0x\ 00\ 00\ 00\ 00 \end{array}$$



Register bank after execution:

r4	0x00000000
r5	0xFFFFFFFF00



Question



What happens to the negative, overflow, zero and carry flags after each addition in the following programme when the value held in r5 is $0x40000000$ ($= 2^{30} = 1,073,741,824_{10}$)

ADDS r4, r5, r6	; r6 := $0x40000000 = 2^{30}$
ADDS r4, r5, r6	; r6 := $0x80000000 = -2^{31}$
ADDS r4, r5, r6	; r6 := $0xC0000000 = -2^{30}$





Answer

Register bank



Answer

Register bank



Adding a positive and a negative number:
the result is **negative**.

Answer

Register bank

r4	0xC0000000
r5	0x40000000
r6	0xC0000000

ADD**S** r4, r5, r6

$$\begin{array}{r} 40000000 \\ + C0000000 \\ \hline 100000000 \end{array}$$

r4	0x00000000
r5	0x40000000
r6	0xC0000000

CPSR

After execution

0	1	1	0
N	Z	C	V

Flags

Adding a positive and a negative number: the result (33 bits) is **zero** (lower 32 bits) with **carry**.



Question

What is the IEEE 754 format of the following numbers?

$$-75_{10}$$

$$0.75_{10}$$



Answer

-75_{10} in IEEE 754 format

1st : we need to normalize the number to obtain a

$$-75_{10} = -1001011_2 \rightarrow -1.001011_2 \cdot 2^6$$

2nd : -75_{10} is a negative number so $s = 1$

3rd : $n = 127_{10} + 6_{10} = 133_{10} = 10000101_2$

Result : in 32 bit IEEE 754 single precision format

1 10000101 001011000000000000000000

Answer

0.75_{10} in IEEE 754 format

1st : we need to normalize the number to obtain a
 $0.75_{10} = 0.11_2 \rightarrow 1.1_2 \cdot 2^{-1}$

2nd : 0.75_{10} is a positive number so $s = 0$

3rd : $n = 127_{10} + (-1_{10}) = 126_{10} = 01111110_2$

Result : in 32 bit IEEE 754 single precision format
 $0\ 01111110\ 100000000000000000000000$

Binary conversion of 0.75		
$0.75 \times 2 =$	$0.5 +$	1
$0.5 \times 2 =$	$0 +$	1