

Digital Electronics and Microprocessor Systems (ELEC211)

Dave McIntosh and **Valerio Selis**

dmc@liverpool.ac.uk
[**V.Selis@liverpool.ac.uk**](mailto:V.Selis@liverpool.ac.uk)

Week 5 – Lecture 13

Microprocessor Systems



Question

What is the average memory access time when

- the hit ratio is 0.95,
- the cache access time is 10 nsec,
- the main memory access time is 80 nsec and
- the extra time delay due to the cache control and routing circuits is 12 nsec?



Answer

$$t_{ave} = h \times t_c + (1 - h) \times t_m + a$$

$$\begin{aligned} t_{ave} &= 0.95 \times 10 + (1 - 0.95) \times 80 + 12 \\ &= 0.95 \times 10 + 0.05 \times 80 + 12 \\ &= 9.5 + 4 + 12 \\ &= 25.5 \text{ nsec} \end{aligned}$$