

# RGB-TO-CVBS CONVERTER RFK7000



**This RGB-to-CVBS converter, designed by ELV GmbH, accepts digital as well as analogue RGB signals from computer systems, and supplies a composite output signal suitable for driving a monitor, a PAL-compatible TV set with SCART input, or a video recorder.**

Nearly all of today's home computers and personal computers (PCs) are capable of supplying RGB (*red-green-blue*) output signals for driving a colour monitor. The RFK7000 RGB-to-CVBS (*chrominance-video-blanking-synchronisation*) converter allows computer-generated colour pictures to be recorded on a VCR, or displayed on a TV set, which normally has a greater screen size than a computer monitor. This brings interesting applications related to 'televised' demonstrations, multi-display networks, etc. within reach of the computer enthusiast with an interest for graphics applications.

## Connecting the converter

The RFK7000 has 4 connectors on its rear panel:

### BU1:

This socket accepts a 3.5 mm jack socket via which the unregulated 12 V d.c. supply voltage is applied to the converter.

### BU2:

This SCART socket takes the 3 analogue RGB signals at an amplitude of about 1.5 V<sub>pp</sub>. Analogue RGB signals allow an almost infinite number of colour combinations to be displayed.

### BU3:

Via this SCART socket, the RFK7000 supplies the CVBS signal to the TV set or video recorder. A potentiometer allows the CVBS output level to be adjusted over a wide range.

### BU4:

A 9-way sub-D connector accepts the digital RGB signals at TTL level supplied by the computer. The 3 signal lines and the associated Intensity line give a maximum of 16 colours.

The supply input of the RFK7000 is connected to a mains adapter with 12 V d.c. output. The SCART output is connected to the CVBS (composite-video) input of the

video recorder, monitor or TV set. Either BU2 or BU3 is used to drive the RFK7000: BU2 for analogue, BU3 for digital, RGB sources.

Optimum picture quality is achieved by adjusting the VIDEO LEVEL control on the front panel of the converter.

## Circuit description

The circuit diagram of the RFK7000 is fairly complex — see Fig. 1.

### Digital RGB input

The digital RGB signals are applied to the converter via 9-pin socket BU4. This input is intended mainly for IBM PCs and compatibles equipped with colour graphics adapter (CGA). A CGA card supplies the 3 RGB signals plus an intensity signal that allows any basic colour to be switched to half intensity. This results in a maximum of 16 different colours. The pinning of the 9-way connector is as follows:

- Pin 1: ground
- Pin 2: not connected
- Pin 3: red
- Pin 4: green
- Pin 5: blue
- Pin 6: intensity
- Pin 7: not connected
- Pin 8: horizontal sync
- Pin 9: vertical sync

The RGB and intensity signals are applied to XOR gate inputs (IC4). Jumpers Br1 and Br2 enable the RGB and/or intensity signal to be inverted, so that the entire video signal can be inverted if desired.

The intensity signal is coupled into a matrix network via a CMOS switch. The second brightness level can be adjusted with preset R23.

The 3 RGB signals are taken to the analogue inputs (pin 3, 4 and 5) of PAL encoder IC7 (a Type MC1377) via a resistor network composed of R16–R21 and R36–R38.

At the chip inputs, the RGB signals have an amplitude of about 1 V<sub>pp</sub> at maximum intensity.

Each synchronisation signal is first fed to a transistor buffer stage, T1–T2, and from there to a XOR gate in IC6. The polarity of the synchronisation signals can be set to requirement with the aid of jumpers Br3 and Br4. XOR gate IC6b supplies the composite sync signal at digital level. This negative-going signal is fed to pin 2 of IC7 via voltage divider R39–R40.

### PAL encoder

The Type MC1377 PAL encoder from Motorola forms the nucleus of the circuit, because it performs the bulk of the signal conversion functions. The colour subcarrier frequency is adjustable with trimmer C25, while the position of the colour burst on the rear porch of the CVBS signal is adjusted with R34.

### Analogue RGB input

The circuit takes analogue RGB signals from SCART socket BU2. This is intended for computers such as the Atari ST or Commodore Amiga, having an analogue or quasi-analogue RGB output. Since the RGB output level supplied by these computers is usually 1.5 V<sub>pp</sub> to 3 V<sub>pp</sub>, potential dividers R8–R9–R10 and R36–R37–R38 are required to ensure that the converter inputs are driven with a maximum level of 1 V<sub>pp</sub>.

The RFK7000 allows separate as well as composite sync signals to be applied to the SCART input. Separate horizontal syncs at pins 10 and 14 are fed to T1 and T2 via 4.7 kΩ resistors. The function of the transistors is similar to those used for the digital sync signals, as discussed above. A composite sync signal as supplied by, for instance, the Atari ST, is applied via pin 20 of the SCART input. This signal is peculiar because it lacks horizontal synchronisation pulses during the vertical blanking interval. The MC1377, however,




Fig. 1. The heart of the RGB-to-CVBS converter is formed by a PAL encoder Type MC1377 from Motorola.





Content of the kit supplied by ELV France.

can not work properly without these pulses. The circuit around IC<sub>3</sub> and IC<sub>8</sub> converts the composite video signal into a standard composite sync signal that can be handled by the MC1377.

The composite synchronisation signal at pin 20 of the SCART input socket has an amplitude of 2 to 3 V<sub>pp</sub>. A clamping circuit composed of C<sub>30</sub>-R<sub>2</sub>-R<sub>3</sub>-R<sub>4</sub>-D<sub>5</sub>-C<sub>9</sub> is used to derive a direct voltage from the composite sync signal. This direct voltage is given a digital level to control gate IC<sub>3a</sub>. A subsequent gate, IC<sub>3b</sub>, inverts this control voltage.

Gate IC<sub>3c</sub> and surrounding components C<sub>10</sub>-R<sub>5</sub>-R<sub>6</sub>-R<sub>7</sub>-D<sub>4</sub> form an oscillator that is disabled outside the vertical blanking interval by means of D<sub>6</sub>. This means that the oscillator supplies horizontal synchronisation pulses during the raster blanking interval only. The number of pulses and with it their spacing (32 µs) is adjusted with preset R<sub>7</sub>. Gate IC<sub>3d</sub> nor-

mally supplies a steady logic high level, but positive-going horizontal sync pulses during the vertical blanking interval.

The length of the raster blanking interval is determined by components D<sub>7</sub>-C<sub>29</sub>-R<sub>11</sub> and inverter IC<sub>8c</sub>, whose output level changes from low to high at the end of the vertical synchronisation. This event enables the regenerated horizontal synchronisation pulses from pin 2 of IC<sub>3a</sub> to be added via IC<sub>8b</sub>, so that the output of the sync generator, pin 8 of IC<sub>8</sub>, supplies a normal composite synchronisation signal.

If the input signals for the converter are obtained via SCART socket BU<sub>2</sub>, the jumpers on Br1 and Br2 must be set in a




Fig. 2. IBM PC CGA socket pinning.




Fig. 3. Atari ST monitor socket pinning.

## Parts list

### Resistors:

R<sub>46</sub> = 47Ω  
 R<sub>44</sub> = 330Ω  
 R<sub>22</sub>; R<sub>24</sub>; R<sub>32</sub>; R<sub>33</sub> = 470Ω  
 R<sub>1</sub>; R<sub>8</sub>; R<sub>9</sub>; R<sub>10</sub>; R<sub>42</sub>; R<sub>43</sub> = 1k0  
 R<sub>41</sub> = 1k2  
 R<sub>4</sub> = 1k8  
 R<sub>30</sub>; R<sub>31</sub>; R<sub>36</sub>; R<sub>37</sub>; R<sub>38</sub> = 2k7  
 R<sub>25</sub> - R<sub>29</sub> = 4k7  
 R<sub>2</sub> = 5k6  
 R<sub>12</sub> - R<sub>21</sub> = 10k  
 R<sub>11</sub> = 15k  
 R<sub>5</sub> = 18k  
 R<sub>6</sub> = 33k  
 R<sub>35</sub> = 47k  
 R<sub>3</sub> = 100k  
 R<sub>45</sub> = 100Ω potentiometer with 6 mm spindle  
 R<sub>23</sub> = 1k0 preset H  
 R<sub>34</sub> = 25k preset H  
 R<sub>7</sub> = 50k preset H

Note: R<sub>39</sub>, R<sub>40</sub> and R<sub>47</sub> are not fitted.  
 R<sub>19</sub>, R<sub>20</sub> and R<sub>21</sub> changed w.r.t. circuit diagram.

### Capacitors:

C<sub>21</sub> = 150p  
 C<sub>23</sub>; C<sub>24</sub> = 220p  
 C<sub>10</sub>; C<sub>14</sub>; C<sub>19</sub>; C<sub>20</sub> = 1n0  
 C<sub>29</sub> = 4n7  
 C<sub>26</sub>; C<sub>27</sub> = 10n  
 C<sub>13</sub> = 22n  
 C<sub>2</sub> = 47n  
 C<sub>5</sub> - C<sub>8</sub>; C<sub>11</sub>; C<sub>15</sub>; C<sub>22</sub> = 100n  
 C<sub>30</sub> = 220n  
 C<sub>3</sub>; C<sub>4</sub>; C<sub>9</sub> = 10µ; 16 V  
 C<sub>16</sub>; C<sub>17</sub>; C<sub>18</sub> = 22µ; 16 V  
 C<sub>12</sub> = 47µ; 16 V  
 C<sub>28</sub> = 100µ; 16 V  
 C<sub>1</sub> = 470µ; 16 V  
 C<sub>25</sub> = 40p trimmer

### Semiconductors:

IC<sub>7</sub> = MC1377  
 IC<sub>8</sub> = CD4011  
 IC<sub>5</sub> = CD4066  
 IC<sub>6</sub> = CD4070  
 IC<sub>3</sub> = CD4584  
 IC<sub>4</sub> = 74LS86  
 IC<sub>2</sub> = 7805  
 IC<sub>1</sub> = 7810  
 D<sub>1</sub> = 1N4001  
 D<sub>2</sub>; D<sub>4</sub> - D<sub>7</sub> = 1N4148  
 D<sub>3</sub> = LED; red; dia. 3 mm  
 T<sub>1</sub>; T<sub>2</sub>; T<sub>3</sub> = BC548

### Miscellaneous:

Q<sub>1</sub> = quartz crystal 4.433 MHz.  
 V<sub>Z1</sub> = 330ns delay line.  
 L<sub>1</sub> = 10µH, adjustable.  
 Br<sub>1</sub> - Br<sub>4</sub> = 3-way pin header.  
 BU<sub>2</sub>; BU<sub>3</sub> = SCART socket for PCB mounting.  
 BU<sub>4</sub> = 9-way angled sub-D socket for PCB mounting.  
 BU<sub>1</sub> = 3.5 mm jack socket for PCB mounting.  
 4 off jumpers.  
 6 off screw M3x8 mm.  
 6 off nut M3.  
 Enclosure.  
 PCB Type ELV892525.






Fig. 4. Component mounting plan and top view of the printed-circuit board for the RGB-to-CVBS converter.



manner that ensures low levels at the outputs of XOR combination IC<sub>4</sub> (Br<sub>1</sub> and Br<sub>2</sub> at +12 V).

### CGA and 50/60 Hz

The colour graphics adapter (CGA) in IBM PCs and compatibles supplies a vertical scanning frequency of 60 Hz. Most modern TV sets are capable of detecting this and switch automatically from 50 Hz to 60 Hz. Older types, however, may require the vertical synchronisation to be corrected if the picture rolls. In most cases, this adjustment is fairly simple to make by means of the vertical sync control at the rear of the set.

In case the picture is not correctly centred, use MS-DOS command

MODE CO80,R

to shift the entire picture one character to the right.

### Output circuit and power supply

The composite output signal is supplied by buffer T<sub>3</sub>, level control R<sub>45</sub> and electrolytic capacitor C<sub>28</sub>.

The RFK7000 has two on-board voltage regulators, so that is conveniently powered from a standard mains adapter with 12 V d.c. output at about 300 mA. The unregulated input voltage is applied via 3.5 mm jack socket BU<sub>1</sub>, and fed to buffer capacitor C<sub>1</sub> via D<sub>1</sub>, which affords reverse polarity protection. Capacitor C<sub>2</sub> serves to suppress noise. Regulator IC<sub>1</sub> has a diode, D<sub>2</sub>, connected to its ground terminal to raise the output voltage from 10.0 to about 10.7 V. This provides the supply voltage for the PAL encoder MC1377, which requires a minimum of 10.5 V for correct operation. Capacitor C<sub>3</sub> serves to eliminate any risk of oscillation. LED D<sub>3</sub> is powered via R<sub>1</sub> and indicates that the RFK7000 is switched on. Finally, the 5 V supply for the digital circuits is formed by regulator IC<sub>2</sub> in combination with decoupling capacitors C<sub>4</sub> to C<sub>8</sub>.

## Construction

The RFK7000 is relatively simple to build because all parts are accommodated on the single printed-circuit board supplied with the kit. Construction is expected to take about 3 hours.

Start by inserting the lowest profile parts, the 29 wire links (do not solder them as yet). Next, bend all resistor terminals to obtain the right pitch. Insert the resistors in accordance with the Parts List and the component overlay on the PCB. Push the terminals apart after inserting the resistors to ensure that they do not drop from the board as it is turned and pushed firmly on a flat surface. Solder all wire terminals, and cut them off as close as possible to the solder joint.

Next, turn the board and fit the 7 diodes, 8 ICs, capacitors, etc. in the normal manner. Lastly, mount the 4 connectors and the video level potentiometer on to the board. Check your work by inspecting all solder joints.

Remove the nut from the 3.5 mm jack

socket, and fit the rear panel of the enclosure on to the rear side of the PCB. The two SCART sockets and the 9-way sub-D socket are each secured with two M3×10 mm screws inserted through the socket flanges from the outside of the rear panel. Each screw is secured with two M3 nuts. Mount and tighten the nut on to the jack socket.

The front panel supplied with the kit is also quite simple to mount. Remove the nut from the level control potentiometer, mount the front panel, and secure the nut again at the outside. The potentiometer spindle is cut to about 10 mm. Next, fit the collet knob and secure it on to the spindle.

Insert the PCB with the front and rear panel attached into the guides in the bottom half of the enclosure.

## Jumper settings

Most CGAs in IBM PCs and compatibles supply a positive h-sync and v-sync signals. Some cards, however, supply a negative v-sync signal.

The horizontal sync signal is fed to the base of T<sub>1</sub> via pin 8 of socket BU<sub>4</sub> and R<sub>25</sub>, and the vertical sync signal to the base of T<sub>2</sub> via pin 9 of BU<sub>4</sub> and R<sub>28</sub>. Assuming that positive sync signals are applied, either the horizontal or the vertical sync signal must be inverted to ensure a negative-going composite sync signal at pin 11, the output of IC<sub>6d</sub>. This may be achieved in two ways:

1. Pin 6 of IC<sub>6b</sub> is tied to +5 V via Br<sub>3</sub>, and pin 9 of IC<sub>6c</sub> to ground via Br<sub>4</sub>;
2. Pin 6 of IC<sub>6b</sub> is tied to ground via Br<sub>3</sub>, and pin 9 of IC<sub>6c</sub> to +5 V via Br<sub>4</sub>.

Since most CGA cards supply positive-going RGB signals, Br<sub>1</sub> is connected to ground to ensure that the signals are not inverted by gates IC<sub>4a</sub> through IC<sub>4c</sub>. The same applies to the intensity signal: pin 13 of IC<sub>4d</sub> is normally connected to ground via Br<sub>2</sub>. The value of R<sub>23</sub> determines the effect of the intensity bit on the colours, and may be adapted to individual requirements.

The jumpers on the board are fitted to allow the RFK7000 to accept sync polarities from CGA cards other than the standard types around. In case of doubt, consult the manual supplied with your CGA card.

## Alignment

The alignment of the RGB-to-CVBS converter concentrates mainly on PAL encoder IC<sub>7</sub>. Alignment is straightforward, and can be carried out without an oscilloscope.

Apply a digital RGB signal to BU<sub>4</sub> (if necessary, refer to the pinning shown in Fig. 2), and connect a monitor with CVBS input to BU<sub>3</sub>. Adjust C<sub>25</sub> and R<sub>34</sub> alternately until the colour appears on the monitor.

Alignment with the aid of an oscilloscope is even simpler because the instrument allows R<sub>34</sub> to be adjusted beforehand. Connect the scope to the out-

A complete kit of parts for the RGB-to-CVBS converter, which is designed in West-Germany, is available from the designers' exclusive worldwide distributors (regrettably not in the USA and Canada):

### ELV France

B.P. 40

F-57480 Sierck-les-Bains

FRANCE

Telephone: +33 82827213

Fax: +33 82838180

Also see ELV France's advertisement elsewhere in this issue.

put of the RFK7000, pin 19 of BU<sub>3</sub>. Adjust R<sub>34</sub> until the colour burst starts at 0.5  $\mu$ s after the horizontal sync pulse.

Next, adjust the cross-colour filter, L<sub>1</sub>-C<sub>21</sub>. Use an insulated trimming tool to adjust the core of L<sub>1</sub>. Watch the picture on the monitor, and minimize the moving cross-colour patterns that occur typically at colour boundaries. This adjustment is also possible with the aid of an oscilloscope: peak the chrominance signal measured at pin 10 of the PAL encoder chip. This completes the adjustment of the RFK7000 for use with CGA-compatible PCs.

No further alignment is required if the separate sync signals are applied to the SCART input socket. If, however, composite sync is applied to pin 20, preset R<sub>7</sub> has to be adjusted.

Although the Atari ST supplies separate sync signals to the monitor socket (pinning: see Fig. 3), composite sync is used on the SCART cable provided with some STs.

Preset R<sub>7</sub> is used to set the pulse spacing of the horizontal sync signal generated during the vertical blanking interval. The pulse spacing may be measured at pin 8 of IC<sub>3d</sub>, and should be about 32  $\mu$ s. The actual value is fairly uncritical — the important thing is that the MC1377 receives an even number of horizontal sync pulses during the raster blanking interval. This is required for correct synchronisation of the internal PAL bistable. Constructors not in possession of an oscilloscope simply adjust R<sub>7</sub> until the colour shows up on the screen. Some re-adjustment of R<sub>34</sub>, R<sub>7</sub> and C<sub>25</sub> may be required for optimum results, because these adjustments have a fairly large range and some interaction. In most cases, however, the alignment of the RFK7000 is straightforward by optimising the colour fidelity with the aid of the monitor.

Finally, it should be noted that the graphics card or computer used to drive the converter must be programmed to supply 50 Hz vertical synchronisation pulses if pictures are to be recorded on a VCR. This is not required for most monitors and TV sets, whose vertical scanning rate is adjusted either automatically or manually to synchronize at 60 Hz. The RFK7000 is not suitable for NTSC systems.