


Explainable verification architecture



D and T are veto gates; F, S, C and R are independently reproducible white-box verification agents.