hsk-libs-user 270

Generated by Doxygen 1.8.12

Contents

| 1 | HSK | XC878 μC Library Users' Manual | 1 |
|---|------|---------------------------------------|----|
| | 1.1 | Preface | 1 |
| | 1.2 | About This Document | 1 |
| | | 1.2.1 Project Layout | 1 |
| 2 | The | XC878 8-Bit Microcontroller Platform | 5 |
| | 2.1 | Registers and Paging | 5 |
| | 2.2 | Memory Limitations | 6 |
| | | 2.2.1 Overlaying | 6 |
| | 2.3 | Pointers | 7 |
| 3 | C51 | Compiler Toolchain Setup | 9 |
| | 3.1 | Device | 9 |
| | 3.2 | Target | 9 |
| | 3.3 | C51 | 10 |
| | 3.4 | LX51 Locate | 11 |
| | 3.5 | LX51 Misc | 12 |
| | 3.6 | Inline Assembler | 13 |
| | 3.7 | Device Programming and Debugging | 13 |
| 4 | Usin | ng the Small Device C Compiler (SDCC) | 15 |
| | 4.1 | Processor Architecture | 15 |
| | 4.2 | SDCC Header File for XC878 | 15 |
| | 4.3 | Compiling Code | 16 |
| | 4.4 | Linking | 16 |
| | 4.5 | Programming | 16 |
| | 4.6 | Memory Usage Compatibility | 17 |
| | 47 | Interrunts | 18 |

ii CONTENTS

| 5 | The | Project Makefile | 21 |
|----|-------|------------------------------|----|
| | 5.1 | Generating the Documentation | 21 |
| | | 5.1.1 Dependencies | 21 |
| | 5.2 | Building | 22 |
| | 5.3 | Cygwin | 22 |
| 6 | Code | e Requirements | 25 |
| | 6.1 | SFR Pages | 25 |
| | 6.2 | ISRs | 25 |
| | 6.3 | Memory | 25 |
| 7 | Varia | ables and Memory | 27 |
| | 7.1 | Implications of Overlaying | 28 |
| 8 | Auth | nors | 31 |
| 9 | Depi | recated List | 33 |
| 10 | Mod | ule Index | 35 |
| | 10.1 | Modules | 35 |
| 11 | Data | Structure Index | 37 |
| | 11.1 | Data Structures | 37 |
| 12 | File | Index | 39 |
| | 12.1 | File List | 39 |

CONTENTS

| 13 | Mod | ule Doc | umentatio | on | | | | | | | | | 41 |
|----|------|---------|-------------|--------------|---------|---------|------|------|------|------|------|--|--------|
| | 13.1 | CAN N | ode Status | s Fields . | | | | | | | | | 41 |
| | | 13.1.1 | Detailed | Description | 1 | | | | | | | | 41 |
| | | 13.1.2 | Macro De | efinition Do | cument | ation . | | | | | | | 41 |
| | | | 13.1.2.1 | CAN_ST | ATUS_/ | ALERT | | | | | | | 41 |
| | | | 13.1.2.2 | CAN_ST | ATUS_F | 30FF . | | | | | | | 42 |
| | | | 13.1.2.3 | CAN_ST | ATUS_F | EWRN | | | | | | | 42 |
| | | | 13.1.2.4 | CAN_ST | ATUS_I | _EC | | | | | | | 42 |
| | | | 13.1.2.5 | CAN_ST | ATUS_F | RXOK . | | | | | | | 43 |
| | | | 13.1.2.6 | CAN_ST | ATUS_ | гхок . | | | | | | | 43 |
| | 13.2 | Externa | al Interrup | : Channels | | | | | | | | | 44 |
| | | 13.2.1 | Detailed | Description | n | | | | | | | | 44 |
| | | 13.2.2 | Macro De | efinition Do | cument | ation . | | | | | | | 44 |
| | | | 13.2.2.1 | EX_EXIN | ITO | | | | | | | | 44 |
| | | | 13.2.2.2 | EX_EXIN | IT1 | | | | | | | | 44 |
| | | | 13.2.2.3 | EX_EXIN | IT2 | | | | | | | | 45 |
| | | | 13.2.2.4 | EX_EXIN | IT3 | | | | | | | | 45 |
| | | | 13.2.2.5 | EX_EXIN | IT4 | | | | | | | | 45 |
| | | | 13.2.2.6 | EX_EXIN | IT5 | | | | | | | | 45 |
| | | | 13.2.2.7 | EX_EXIN | IT6 | | | | | | | | 45 |
| | 13.3 | Externa | al Interrup | Triggers . | | | | | | | | | 46 |
| | | 13.3.1 | Detailed | Description | 1 | | | | | | | | 46 |
| | | 13.3.2 | Macro De | efinition Do | cument | ation . | | | | | | | 46 |
| | | | 13.3.2.1 | EX_EDG | E_BOT | н | | | | | | | 46 |
| | | | 13.3.2.2 | EX_EDG | E_FALI | ING . | | | | | | | 46 |
| | | | 13.3.2.3 | EX_EDG | E_RISII | NG | | | | | | | 46 |
| | 13.4 | Externa | al Interrup | Input Por | ts | | | | | | | | 47 |
| | | 13.4.1 | Detailed | Description | n | | | | | | | | 48 |
| | | 13.4.2 | Macro De | efinition Do | cument | ation . | | | | | | | 48 |
| | | | 13.4.2.1 | EX_EXIN | IT0_P0 | 5 | | | | | | | 48 |

iv CONTENTS

| 13.4.2.2 EX_EXINT0_P14 | 48 |
|---------------------------------------|----|
| 13.4.2.3 EX_EXINT1_P50 | 48 |
| 13.4.2.4 EX_EXINT1_P53 | 48 |
| 13.4.2.5 EX_EXINT2_P51 | 48 |
| 13.4.2.6 EX_EXINT2_P54 | 48 |
| 13.4.2.7 EX_EXINT3_P11 | 49 |
| 13.4.2.8 EX_EXINT3_P30 | 49 |
| 13.4.2.9 EX_EXINT3_P40 | 49 |
| 13.4.2.10 EX_EXINT3_P55 | 49 |
| 13.4.2.11 EX_EXINT4_P32 | 49 |
| 13.4.2.12 EX_EXINT4_P37 | 49 |
| 13.4.2.13 EX_EXINT4_P41 | 49 |
| 13.4.2.14 EX_EXINT4_P56 | 49 |
| 13.4.2.15 EX_EXINT5_P15 | 50 |
| 13.4.2.16 EX_EXINT5_P33 | 50 |
| 13.4.2.17 EX_EXINT5_P44 | 50 |
| 13.4.2.18 EX_EXINT5_P52 | 50 |
| 13.4.2.19 EX_EXINT6_P16 | 50 |
| 13.4.2.20 EX_EXINT6_P34 | 50 |
| 13.4.2.21 EX_EXINT6_P42 | 50 |
| 13.4.2.22 EX_EXINT6_P45 | 50 |
| 13.4.2.23 EX_EXINT6_P57 | 50 |
| 13.5 Input Port Access | 51 |
| 13.5.1 Detailed Description | 51 |
| 13.5.2 Macro Definition Documentation | 51 |
| 13.5.2.1 IO_PORT_GET | 51 |
| 13.5.2.2 IO_PORT_IN_INIT | 52 |
| 13.5.2.3 IO_PORT_ON_GND | 52 |
| 13.5.2.4 IO_PORT_ON_HIGH | 52 |
| 13.6 Output Port Access | 53 |
| | |

CONTENTS

| 13.6. | 1 Detailed Description | 53 |
|-------------|------------------------------------|----|
| 13.6.2 | 2 Macro Definition Documentation | 53 |
| | 13.6.2.1 IO_PORT_DRAIN_DISABLE | 53 |
| | 13.6.2.2 IO_PORT_DRAIN_ENABLE | 53 |
| | 13.6.2.3 IO_PORT_OUT_INIT | 54 |
| | 13.6.2.4 IO_PORT_OUT_SET | 54 |
| | 13.6.2.5 IO_PORT_STRENGTH_STRONG | 55 |
| | 13.6.2.6 IO_PORT_STRENGTH_WEAK | 55 |
| 13.7 I/O Po | ort Pull-Up/-Down Setup | 56 |
| 13.7. | 1 Detailed Description | 56 |
| 13.7.2 | 2 Macro Definition Documentation | 56 |
| | 13.7.2.1 IO_PORT_PULL_DISABLE | 56 |
| | 13.7.2.2 IO_PORT_PULL_DOWN | 56 |
| | 13.7.2.3 IO_PORT_PULL_ENABLE | 56 |
| | 13.7.2.4 IO_PORT_PULL_INIT | 57 |
| | 13.7.2.5 IO_PORT_PULL_UP | 57 |
| 13.8 Varial | ble Access | 58 |
| 13.8. | 1 Detailed Description | 58 |
| 13.8.2 | 2 Macro Definition Documentation | 58 |
| | 13.8.2.1 IO_VAR_GET | 58 |
| | 13.8.2.2 IO_VAR_SET | 58 |
| 13.9 Pulse | Width Detection Units | 60 |
| 13.9. | 1 Detailed Description | 60 |
| 13.9.2 | 2 Macro Definition Documentation | 60 |
| | 13.9.2.1 PWC_UNIT_SUM_RAW | 60 |
| 13.10Pulse | Width Times | 61 |
| 13.10 | 1.1 Detailed Description | 61 |
| 13.10 | 2.2 Macro Definition Documentation | 61 |
| | 13.10.2.1 PWC_UNIT_WIDTH_MS | 61 |
| | 13.10.2.2 PWC_UNIT_WIDTH_NS | 61 |

vi

| 13.10.2.3 PWC_UNIT_WIDTH_RAW | 61 |
|--|----|
| 13.10.2.4 PWC_UNIT_WIDTH_US | 61 |
| 13.11Pulse Frequencies | 62 |
| 13.11.1 Detailed Description | 62 |
| 13.11.2 Macro Definition Documentation | 62 |
| 13.11.2.1 PWC_UNIT_FREQ_H | 62 |
| 13.11.2.2 PWC_UNIT_FREQ_M | 62 |
| 13.11.2.3 PWC_UNIT_FREQ_S | 62 |
| 13.12Pulse Duty Times | 63 |
| 13.12.1 Detailed Description | 63 |
| 13.12.2 Macro Definition Documentation | 63 |
| 13.12.2.1 PWC_UNIT_DUTYH_MS | 63 |
| 13.12.2.2 PWC_UNIT_DUTYH_NS | 63 |
| 13.12.2.3 PWC_UNIT_DUTYH_RAW | 64 |
| 13.12.2.4 PWC_UNIT_DUTYH_US | 64 |
| 13.12.2.5 PWC_UNIT_DUTYL_MS | 64 |
| 13.12.2.6 PWC_UNIT_DUTYL_NS | 64 |
| 13.12.2.7 PWC_UNIT_DUTYL_RAW | 64 |
| 13.12.2.8 PWC_UNIT_DUTYL_US | 64 |
| 13.13SSC I/O Ports | 65 |
| 13.13.1 Detailed Description | 65 |
| 13.13.2 Macro Definition Documentation | 65 |
| 13.13.2.1 SSC_MRST_P05 | 65 |
| 13.13.2.2 SSC_MRST_P14 | 66 |
| 13.13.2.3 SSC_MRST_P15 | 66 |
| 13.13.2.4 SSC_MTSR_P04 | 66 |
| 13.13.2.5 SSC_MTSR_P13 | 66 |
| 13.13.2.6 SSC_MTSR_P14 | 66 |
| 13.13.2.7 SSC_SCLK_P03 | 66 |
| 13.13.2.8 SSC_SCLK_P12 | 66 |
| 13.13.2.9 SSC_SCLK_P13 | 66 |

CONTENTS vii

| 14 | Data | Structu | ire Docun | nentatio | n | | | | | | | | | 67 |
|----|------|---------|------------|----------|--------|-------|-----|------|------|------|------|------|------|--------|
| | 14.1 | hsk_isr | 14_callba | ck Struc | t Refe | erenc | e . | | | | | | | 67 |
| | | 14.1.1 | Detailed | Descript | tion | | | | | | | | | 68 |
| | | 14.1.2 | Field Doo | cumenta | tion | | | | | | | | | 68 |
| | | | 14.1.2.1 | NMIEC | C . | | | | | | | | | 68 |
| | | | 14.1.2.2 | NMIFL | ASH | | | | | | | | | 68 |
| | | | 14.1.2.3 | NMIPL | L. | | | | | | | | | 68 |
| | | | 14.1.2.4 | NMIVE | DP | | | | | | | | | 68 |
| | | | 14.1.2.5 | NMIW | DT . | | | | | | | | | 68 |
| | 14.2 | hsk_isr | 5_callbacl | k Struct | Refe | rence | | | | | | | | 69 |
| | | 14.2.1 | Detailed | Descript | tion | | | | | | | | | 70 |
| | | 14.2.2 | Field Doo | cumenta | tion | | | | | | | | | 70 |
| | | | 14.2.2.1 | CANSI | RC0 | | | | | | | | | 70 |
| | | | 14.2.2.2 | ССТО | VF . | | | | | | | | | 70 |
| | | | 14.2.2.3 | EOFS | YN . | | | | | | | | | 70 |
| | | | 14.2.2.4 | ERRS | YN . | | | | | | | | | 70 |
| | | | 14.2.2.5 | EXF2 | | | | | | | | | | 71 |
| | | | 14.2.2.6 | NDOV | | | | | | | | | | 71 |
| | | | 14.2.2.7 | TF2. | | | | | | | | | | 71 |
| | 14.3 | hsk_isr | 6_callbacl | k Struct | Refe | rence | | | | | | | | 71 |
| | | 14.3.1 | Detailed | Descript | tion | | | | | | | | | 72 |
| | | 14.3.2 | Field Doo | cumenta | tion | | | | | | | | | 72 |
| | | | 14.3.2.1 | ADCS | R0 . | | | | | | | | | 72 |
| | | | 14.3.2.2 | ADCS | R1 . | | | | | | | | | 72 |
| | | | 14.3.2.3 | CANS | RC1 | | | | | | | | | 72 |
| | | | 14.3.2.4 | CANS | RC2 | | | | | | | | | 73 |
| | 14.4 | hsk_isr | 8_callbacl | k Struct | Refe | rence | | | | | | | | 73 |
| | | 14.4.1 | Detailed | Descript | tion | | | | | | | | | 74 |
| | | 14.4.2 | Field Doo | cumenta | tion | | | | | | | | | 74 |
| | | | 14.4.2.1 | EOC | | | | | | | | | | 74 |

viii CONTENTS

| | | | 14.4.2.2 EXF | 2 | | | | | 74 |
|----|------|--|---|---|------|------|------|------|--|
| | | | 14.4.2.3 EXIN | NT2 | | | | | 75 |
| | | | 14.4.2.4 IERF | ₹ | | | | | 75 |
| | | | 14.4.2.5 IRD\ | / | | | | | 75 |
| | | | 14.4.2.6 NDC | V | | | | | 75 |
| | | | 14.4.2.7 RI. | | | | | | 75 |
| | | | 14.4.2.8 TF2 | | | | | | 75 |
| | | | 14.4.2.9 TI. | | | | | | 75 |
| | 14.5 | hsk_isr | _callback Stru | ct Reference | | | | | 76 |
| | | 14.5.1 | Detailed Descr | iption | | | | | 76 |
| | | 14.5.2 | Field Documen | ntation | | | | | 77 |
| | | | 14.5.2.1 CAN | ISRC3 | | | | | 77 |
| | | | 14.5.2.2 EXIN | NT3 | | | | | 77 |
| | | | 14.5.2.3 EXIN | NT4 | | | | | 77 |
| | | | 14.5.2.4 EXIN | NT5 | | | | | 77 |
| | | | 14.5.2.5 EXIN | NT6 | | | | | 77 |
| | | | | | | | | | |
| 15 | File | Docume | ntation | | | | | | 79 |
| 15 | | | ntation File Reference | | | | | | |
| 15 | | config.l | | | | | | | |
| 15 | | config.l | File Reference | iption | | | | | 79 |
| 15 | | config.l | File Reference Detailed Descr | iption | | | | | 79 80 |
| 15 | | config.l | File Reference Detailed Descr Macro Definitio | iption | tion | | | | 79 80 80 |
| 15 | | config.l | File Reference Detailed Descr Macro Definitio 15.1.2.1 CAN | iption on Documenta l0_BAUD l0_IO | tion | | | | 79 80 80 |
| 15 | | config.l | File Reference Detailed Descr Macro Definitio 15.1.2.1 CAN 15.1.2.2 CAN | iption | tion | | | | 79 80 80 80 |
| 15 | | config.l | File Reference Detailed Descr Macro Definitio 15.1.2.1 CAN 15.1.2.2 CAN 15.1.2.3 CAN | iption | tion | | | | 79 80 80 80 80 |
| 15 | 15.1 | config.l 15.1.1 15.1.2 | File Reference Detailed Descr Macro Definitio 15.1.2.1 CAN 15.1.2.2 CAN 15.1.2.3 CAN 15.1.2.3 CAN | iption | tion | | | | 79 80 80 80 80 80 |
| 15 | 15.1 | config.l 15.1.1 15.1.2 | File Reference Detailed Descr Macro Definitio 15.1.2.1 CAN 15.1.2.2 CAN 15.1.2.3 CAN 15.1.2.4 CAN 15.1.2.5 CLK | iption in Documenta 10_BAUD 10_IO 11_BAUD 11_IO e Reference | tion | | | | 79 80 80 80 80 80 |
| 15 | 15.1 | config.l 15.1.1 15.1.2 hsk_ad 15.2.1 | Detailed Descr Macro Definition 15.1.2.1 CAN 15.1.2.2 CAN 15.1.2.3 CAN 15.1.2.4 CAN 15.1.2.5 CLK c/hsk_adc.h File | iption in Documenta i0_BAUD i0_IO i1_BAUD i1_IO e Reference iption | tion | | | | 79 80 80 80 80 80 80 |
| 15 | 15.1 | config.l 15.1.1 15.1.2 hsk_ad 15.2.1 | Detailed Descr Macro Definition 15.1.2.1 CAN 15.1.2.2 CAN 15.1.2.3 CAN 15.1.2.4 CAN 15.1.2.4 CAN 15.1.2.5 CLK be/hsk_adc.h File | iption in Documenta i0_BAUD i0_IO i1_BAUD i1_IO e Reference iption in Documenta | tion | | | | 79 80 80 80 80 80 80 81 82 |

CONTENTS

| | 15.2.2.3 hsk_adc_open | 83 |
|-------------|--------------------------------|----|
| | 15.2.2.4 hsk_adc_warmup | 83 |
| 15.2.3 | Typedef Documentation | 83 |
| | 15.2.3.1 hsk_adc_channel | 83 |
| 15.2.4 | Function Documentation | 83 |
| | 15.2.4.1 hsk_adc_close() | 83 |
| | 15.2.4.2 hsk_adc_disable() | 84 |
| | 15.2.4.3 hsk_adc_enable() | 84 |
| | 15.2.4.4 hsk_adc_init() | 84 |
| | 15.2.4.5 hsk_adc_open10() | 84 |
| | 15.2.4.6 hsk_adc_open8() | 85 |
| | 15.2.4.7 hsk_adc_request() | 85 |
| | 15.2.4.8 hsk_adc_service() | 85 |
| | 15.2.4.9 hsk_adc_warmup10() | 86 |
| 15.3 hsk_b | oot/hsk_boot.h File Reference | 86 |
| 15.3.1 | Detailed Description | 87 |
| 15.3.2 | Function Documentation | 87 |
| | 15.3.2.1 hsk_boot_extClock() | 87 |
| 15.4 hsk_ca | an/hsk_can.h File Reference | 88 |
| 15.4.1 | Detailed Description | 90 |
| 15.4.2 | CAN Message/Signal Tuples | 91 |
| 15.4.3 | CAN Node Management | 91 |
| 15.4.4 | Message Object Management | 91 |
| 15.4.5 | FIFOs | 92 |
| 15.4.6 | Message Data | 92 |
| 15.4.7 | Macro Definition Documentation | 92 |
| | 15.4.7.1 CANO | 92 |
| | 15.4.7.2 CANO_IO_P10_P11 | 93 |
| | 15.4.7.3 CANO_IO_P16_P17 | 93 |
| | 15.4.7.4 CAN0_IO_P34_P35 | 93 |

CONTENTS

| | 15.4.7.5 | CAN0_IO_P40_P41 | | | | 93 |
|--------|-------------|---------------------------|------|------|--|-----|
| | 15.4.7.6 | CAN1 | | | | 93 |
| | 15.4.7.7 | CAN1_IO_P01_P02 | | | | 93 |
| | 15.4.7.8 | CAN1_IO_P14_P13 | | | | 93 |
| | 15.4.7.9 | CAN1_IO_P32_P33 | | | | 93 |
| | 15.4.7.10 | CAN_ENDIAN_INTEL | | | | 94 |
| | 15.4.7.11 | CAN_ENDIAN_MOTOROLA | | | | 94 |
| | 15.4.7.12 (| CAN_ERROR | | | | 94 |
| 15.4.8 | Typedef Do | ocumentation | | | | 94 |
| | 15.4.8.1 h | nsk_can_fifo | | | | 94 |
| | 15.4.8.2 h | nsk_can_msg | | | | 94 |
| | 15.4.8.3 h | nsk_can_node | | | | 94 |
| 15.4.9 | Function D | ocumentation | | | | 94 |
| | 15.4.9.1 h | nsk_can_data_getSignal() | | | | 94 |
| | 15.4.9.2 h | nsk_can_data_setSignal() | | | | 95 |
| | 15.4.9.3 h | nsk_can_disable() | | | | 95 |
| | 15.4.9.4 h | nsk_can_enable() | | | | 96 |
| | 15.4.9.5 h | nsk_can_fifo_connect() | | | | 96 |
| | 15.4.9.6 h | nsk_can_fifo_create() | | | | 96 |
| | 15.4.9.7 h | nsk_can_fifo_delete() | | | | 97 |
| | 15.4.9.8 h | nsk_can_fifo_disconnect() | | | | 97 |
| | 15.4.9.9 h | nsk_can_fifo_getData() | | | | 97 |
| | 15.4.9.10 h | nsk_can_fifo_getId() | | | | 98 |
| | 15.4.9.11 h | nsk_can_fifo_next() | | | | 98 |
| | 15.4.9.12 h | nsk_can_fifo_setRxMask() | | | | 98 |
| | 15.4.9.13 h | nsk_can_fifo_setupRx() | | | | 99 |
| | 15.4.9.14 h | nsk_can_fifo_updated() | | | | 99 |
| | 15.4.9.15 h | nsk_can_init() | | | | 100 |
| | 15.4.9.16 h | nsk_can_msg_connect() | | | | 100 |
| | 15.4.9.17 h | nsk_can_msg_create() | | | | 100 |

CONTENTS xi

| | 15.4.9.18 hsk_can_msg_delete() | 101 |
|--------------|------------------------------------|-----|
| | 15.4.9.19 hsk_can_msg_disconnect() | 101 |
| | 15.4.9.20 hsk_can_msg_getData() | 102 |
| | 15.4.9.21 hsk_can_msg_receive() | 102 |
| | 15.4.9.22 hsk_can_msg_send() | 102 |
| | 15.4.9.23 hsk_can_msg_sent() | 103 |
| | 15.4.9.24 hsk_can_msg_setData() | 103 |
| | 15.4.9.25 hsk_can_msg_updated() | 103 |
| | 15.4.9.26 hsk_can_status() | 104 |
| 15.5 hsk_e. | x/hsk_ex.h File Reference | 104 |
| 15.5.1 | Detailed Description | 106 |
| 15.5.2 | Typedef Documentation | 106 |
| | 15.5.2.1 hsk_ex_channel | 106 |
| | 15.5.2.2 hsk_ex_port | 106 |
| 15.5.3 | Function Documentation | 106 |
| | 15.5.3.1 hsk_ex_channel_disable() | 106 |
| | 15.5.3.2 hsk_ex_channel_enable() | 107 |
| | 15.5.3.3 hsk_ex_port_close() | 107 |
| | 15.5.3.4 hsk_ex_port_open() | 107 |
| 15.6 hsk_fil | Iter/hsk_filter.h File Reference | 108 |
| 15.6.1 | Detailed Description | 108 |
| 15.6.2 | Macro Definition Documentation | 108 |
| | 15.6.2.1 FILTER_FACTORY | 108 |
| | 15.6.2.2 FILTER_GROUP_FACTORY | 109 |
| 15.7 hsk_fla | ash/hsk_flash.h File Reference | 109 |
| 15.7.1 | Detailed Description | 111 |
| 15.7.2 | Byte Order | 111 |
| 15.7.3 | Macro Definition Documentation | 112 |
| | 15.7.3.1 FLASH_PWR_FIRST | 112 |
| | 15.7.3.2 FLASH_PWR_ON | 112 |

xii CONTENTS

| 15.7.3.3 FLASH_PWR_RESET |
|---|
| 15.7.3.4 FLASH_STRUCT_FACTORY |
| 15.7.3.5 XC878_16FF |
| 15.7.4 Function Documentation |
| 15.7.4.1 hsk_flash_init() |
| 15.7.4.2 hsk_flash_write() |
| 15.8 hsk_icm7228/hsk_icm7228.h File Reference |
| 15.8.1 Detailed Description |
| 15.8.2 Macro Definition Documentation |
| 15.8.2.1 ICM7228_FACTORY |
| 15.8.3 Function Documentation |
| 15.8.3.1 hsk_icm7228_illuminate() |
| 15.8.3.2 hsk_icm7228_writeDec() |
| 15.8.3.3 hsk_icm7228_writeHex() |
| 15.8.3.4 hsk_icm7228_writeString() |
| 15.9 hsk_io/hsk_io.h File Reference |
| 15.9.1 Detailed Description |
| 15.9.2 I/O Port Pull-Up/-Down Table |
| 15.10hsk_isr/hsk_isr.h File Reference |
| 15.10.1 Detailed Description |
| 15.10.2 SFR Pages |
| 15.10.3 Register Banks |
| 15.10.4 Variable Documentation |
| 15.10.4.1 hsk_isr14 |
| 15.10.4.2 hsk_isr5 |
| 15.10.4.3 hsk_isr6 |
| 15.10.4.4 hsk_isr8 |
| 15.10.4.5 hsk_isr9 |
| 15.11 hsk_pwc/hsk_pwc.h File Reference |
| 15.11.1 Detailed Description |

CONTENTS xiii

| 15.11.2 Macro Definition Documentation | 126 |
|---|-----|
| 15.11.2.1 PWC_CC0 | 126 |
| 15.11.2.2 PWC_CC0_P30 | 127 |
| 15.11.2.3 PWC_CC0_P40 | 127 |
| 15.11.2.4 PWC_CC0_P55 | 127 |
| 15.11.2.5 PWC_CC1 | 127 |
| 15.11.2.6 PWC_CC1_P32 | 127 |
| 15.11.2.7 PWC_CC1_P41 | 127 |
| 15.11.2.8 PWC_CC1_P56 | 127 |
| 15.11.2.9 PWC_CC2 | 127 |
| 15.11.2.10PWC_CC2_P33 | 128 |
| 15.11.2.11PWC_CC2_P44 | 128 |
| 15.11.2.12PWC_CC2_P52 | 128 |
| 15.11.2.13PWC_CC3 | 128 |
| 15.11.2.14PWC_CC3_P34 | 128 |
| 15.11.2.15PWC_CC3_P45 | 128 |
| 15.11.2.16PWC_CC3_P57 | 128 |
| 15.11.2.17PWC_EDGE_BOTH | 128 |
| 15.11.2.18PWC_EDGE_FALLING | 129 |
| 15.11.2.19PWC_EDGE_RISING | 129 |
| 15.11.2.20PWC_MODE_EXT | 129 |
| 15.11.2.21PWC_MODE_SOFT | 129 |
| 15.11.3 Typedef Documentation | 129 |
| 15.11.3.1 hsk_pwc_channel | 129 |
| 15.11.3.2 hsk_pwc_port | 129 |
| 15.11.4 Function Documentation | 129 |
| 15.11.4.1 hsk_pwc_channel_captureMode() | 129 |
| 15.11.4.2 hsk_pwc_channel_close() | 130 |
| 15.11.4.3 hsk_pwc_channel_edgeMode() | 130 |
| 15.11.4.4 hsk_pwc_channel_getValue() | 130 |

xiv CONTENTS

| 15.11.4.5 hsk_pwc_channel_open() |
|--|
| 15.11.4.6 hsk_pwc_channel_trigger() |
| 15.11.4.7 hsk_pwc_disable() |
| 15.11.4.8 hsk_pwc_enable() |
| 15.11.4.9 hsk_pwc_init() |
| 15.11.4.10hsk_pwc_port_open() |
| 15.12hsk_pwm/hsk_pwm.h File Reference |
| 15.12.1 Detailed Description |
| 15.12.2 Macro Definition Documentation |
| 15.12.2.1 PWM_60 |
| 15.12.2.2 PWM_61 |
| 15.12.2.3 PWM_62 |
| 15.12.2.4 PWM_63 |
| 15.12.2.5 PWM_CC60 |
| 15.12.2.6 PWM_CC61 |
| 15.12.2.7 PWM_CC62 |
| 15.12.2.8 PWM_COUT60 |
| 15.12.2.9 PWM_COUT61 |
| 15.12.2.10PWM_COUT62 |
| 15.12.2.11PWM_COUT63 |
| 15.12.2.12PWM_OUT_60_P30 |
| 15.12.2.13PWM_OUT_60_P31 |
| 15.12.2.14PWM_OUT_60_P40 |
| 15.12.2.15PWM_OUT_60_P41 |
| 15.12.2.16PWM_OUT_61_P00 |
| 15.12.2.17PWM_OUT_61_P01 |
| 15.12.2.18PWM_OUT_61_P31 |
| 15.12.2.19PWM_OUT_61_P32 |
| 15.12.2.20PWM_OUT_61_P33 |
| 15.12.2.21PWM_OUT_61_P44 |

CONTENTS xv

| 15.12.2.22PWM_OUT_61_P45 | 138 |
|--|-----|
| 15.12.2.23PWM_OUT_62_P04 | 138 |
| 15.12.2.24PWM_OUT_62_P05 | 138 |
| 15.12.2.25PWM_OUT_62_P34 | 138 |
| 15.12.2.26PWM_OUT_62_P35 | 139 |
| 15.12.2.27PWM_OUT_62_P46 | 139 |
| 15.12.2.28PWM_OUT_62_P47 | 139 |
| 15.12.2.29PWM_OUT_63_P03 | 139 |
| 15.12.2.30PWM_OUT_63_P37 | 139 |
| 15.12.2.31PWM_OUT_63_P43 | 139 |
| 15.12.3 Typedef Documentation | 139 |
| 15.12.3.1 hsk_pwm_channel | 139 |
| 15.12.3.2 hsk_pwm_outChannel | 140 |
| 15.12.3.3 hsk_pwm_port | 140 |
| 15.12.4 Function Documentation | 140 |
| 15.12.4.1 hsk_pwm_channel_set() | 140 |
| 15.12.4.2 hsk_pwm_disable() | 140 |
| 15.12.4.3 hsk_pwm_enable() | 140 |
| 15.12.4.4 hsk_pwm_init() | 141 |
| 15.12.4.5 hsk_pwm_outChannel_dir() | 141 |
| 15.12.4.6 hsk_pwm_port_close() | 141 |
| 15.12.4.7 hsk_pwm_port_open() | 142 |
| 15.13hsk_ssc/hsk_ssc.h File Reference | 142 |
| 15.13.1 Detailed Description | 144 |
| 15.13.2 Half Duplex Operation | 144 |
| 15.13.3 Macro Definition Documentation | 144 |
| 15.13.3.1 hsk_ssc_busy | 144 |
| 15.13.3.2 SSC_BAUD | 145 |
| 15.13.3.3 SSC_CONF | 145 |
| 15.13.3.4 SSC_MASTER | 146 |

xvi CONTENTS

| 15.13.3.5 SSC_SLAVE | 46 |
|--|----|
| 15.13.4 Function Documentation | 46 |
| 15.13.4.1 hsk_ssc_disable() | 46 |
| 15.13.4.2 hsk_ssc_enable() | 46 |
| 15.13.4.3 hsk_ssc_init() | 46 |
| 15.13.4.4 hsk_ssc_ports() | 46 |
| 15.13.4.5 hsk_ssc_talk() | 47 |
| 15.14hsk_timers/hsk_timer01.h File Reference | 47 |
| 15.14.1 Detailed Description | 49 |
| 15.14.2 Function Documentation | 49 |
| 15.14.2.1 hsk_timer0_disable() | 49 |
| 15.14.2.2 hsk_timer0_enable() | 49 |
| 15.14.2.3 hsk_timer0_setup() | 49 |
| 15.14.2.4 hsk_timer1_disable() | 49 |
| 15.14.2.5 hsk_timer1_enable() | 50 |
| 15.14.2.6 hsk_timer1_setup() | 50 |
| 15.15hsk_wdt/hsk_wdt.h File Reference | 50 |
| 15.15.1 Detailed Description | 51 |
| 15.15.2 Hazards | 51 |
| 15.15.3 Function Documentation | 51 |
| 15.15.3.1 hsk_wdt_disable() | 51 |
| 15.15.3.2 hsk_wdt_enable() | 52 |
| 15.15.3.3 hsk_wdt_init() | 52 |
| 15.15.3.4 hsk_wdt_service() | 52 |
| 15.16 main.c File Reference | 52 |
| 15.16.1 Detailed Description | 54 |
| 15.16.2 Macro Definition Documentation | 54 |
| 15.16.2.1 PERSIST_VERSION | 54 |
| 15.16.3 Function Documentation | 54 |
| 15.16.3.1 init() | 54 |

CONTENTS xvii

| | 15.16.3.2 main() |
|-------|--------------------------------|
| | 15.16.3.3 p1_illuminate() |
| | 15.16.3.4 p1_init() |
| | 15.16.3.5 p1_refresh() |
| | 15.16.3.6 p1_writeDec() |
| | 15.16.3.7 p1_writeHex() |
| | 15.16.3.8 p1_writeString() |
| | 15.16.3.9 run() |
| | 15.16.3.10tick0() |
| | 15.16.4 Variable Documentation |
| | 15.16.4.1 adc7 |
| | 15.16.4.2 p1_buffer |
| | 15.16.4.3 persist |
| | 15.16.4.4 tick0_count_20 |
| | 15.16.4.5 tick0_count_250 |
| Index | 163 |

Chapter 1

HSK XC878 µC Library Users' Manual

1.1 Preface

Welcome to the High Speed Karlsruhe (HSK) XC878 microcontroller (μ C) users' manual. This document is intended for those who want to use the libraries for their own μ C applications.

This document contains all the availabe library header documentation.

See also

PDF Version

1.2 About This Document

This document is work in progress, so far the documentation for the libraries is mostly complete. Documentation of implemented applications is less so and like the applications still subject to a lot of change.

1.2.1 Project Layout

- LICENSE.md
 - ISCL and 3rd party licensing
- Makefile
 - Makefile to invoke the SDCC and doxygen toolchain
- Makefile.local
 - Local non-revisioned Makefile for overriding default parameters
- README.md
 - Repository README
- uVisionupdate.sh
 - Updates the μVision project's overlaying instructions

- bin.c51/
 - C51 toolchain output produced by Keil μVision (safe to delete)
- · bin.sdcc/
 - SDCC compiler output (safe to delete)
- conf/
 - Project configuration files
- conf/doxygen.common
 - Basic doxygen settings
- conf/doxygen.dbc
 - Doxygen setting changes to create documentation from DBC headers
- conf/doxygen.dev
 - Doxygen setting changes to create the developer documentation
- conf/doxygen.scripts
 - Doxygen setting changes to create the scripts documentation
- conf/doxygen.user
 - Doxygen setting changes to create the user documentation
- conf/sdcc
 - SDCC configuration, contains basic CFLAGS and invokes version specific platform hacks
- doc/
 - Documentation build directory
- gen/
 - Generated code e.g. the .mk files with build instructions
- gen/dbc/
 - C headers generated from Vector DBCs (via scripts/dbc2c.awk)
- gh-pages/
 - Project documentation, published at https://lonkamikaze.github.io/hsk-libs
- gh-pages/contrib/
 - This directory contains 3rd party documentation
- gh-pages/contrib/ICM7228.pdf
 - Intersil ICM7228 8-Digit, LED Display Decoder Driver data sheet
- $\bullet \ \text{gh-pages/contrib/Microcontroller-XC87} x-\text{Data-Sheet-V15-infineon.pdf}$
 - Data sheet for the Infineon XC87x series
- gh-pages/contrib/XC878_um_v1_1.pdf
 - Infineon XC878 User Manual Version 1.1
- hacks/
 - Storage directory for hacks that are pulled in depending on platform parameters like the SDCC version

1.2 About This Document 3

- img/
 - Pictures included in this documentation
- inc/
 - 3rd party headers
- scripts/
 - extstyle Contains build scripts used by the ${\tt Makefile}$, this folder is documented in the a dedicated document
- src/
 - The project source code
- src/doc/
 - This directory contains general documentation that is not specific to a library, application or a file, i.e. this chapter of the documentation
- src/hsk_.../
 - Directories with this prefix contain library code
- uVision/
 - ARM Keil µVision project files

Chapter 2

The XC878 8-Bit Microcontroller Platform

The XC878 is an Intel 8051/8052 compatible μC architecture. This entails strong memory limitations with severe implications to writing code.

The strength of the architecture is that the controller contains many specialized modules that, once set up, perform many tasks without intense interaction.

Critical for this project are the following kinds of modules:

- · 10-Bit AD conversion channels
- Timers that can be triggered by external signals or perform PWM
- · CAN controller

See also

```
XC878 Reference Manual: XC878_um_v1_1.pdf

ARM Keil Infineon XC878-16FF page: http://www.keil.com/dd/chip/4480.htm

Infineon XC87x Series Overview: http://www.infineon.com/cms/en/product/microcontrollers/8-bit/html?channel=db3a304323b87bc20123dcee653f7007&tab=2

8051 Basics Tutorial: http://www.8052.com/tut8051
```

2.1 Registers and Paging

The XC878 functions and modules are controlled through so called Special Function Registers (SFRs).

Due to the number of modules and functions of the controller a lot more registers are present than the 128 that can be addressed. These 128 register addressed in the upper directly addressable address range from 0x80 to 0xFF.

To circumvent the 128 register limit each functional block of registers has a paging register that can be used to access different Pages of registers. In C code this is done using the SFR_PAGE() macro defined in the Infineon/ \leftarrow XC878.h header file that is provided by Keil μ Vision, the IDE used for this project or the headers can directly be downloaded from ARM.

Paging only affects code that directly interacts with the hardware. One of the benefits of *using* these libraries is that paging is not an issue in the logical code.

Each section of the XC878 Reference Manual has a Register Overview that contains a table of pages and registers.

2.2 Memory Limitations

The 8051 platform offers 128 bytes of data memory in the address range 0x00-0x7F in front of the SFR address range. Because 128 bytes are insufficient, the 8051 architecture knows several kinds of memory that are accessed in different manners and thus guicker or slower to access.

The 8052 has an additional 128 bytes of indirectly addressable memory. This memory is accessed through the key word idata. Access to idata is slower than to data. The syntax for declaring a variable in idtata memory is:

```
<type> idata <identifier> [= <value>];
```

The additional idata memory is located in the upper half of the address range. The lower half accesses data memory. Any data access to a pointer actually is idata access. This is why SFRs cannot be accessed with pointers. They are masked by idata memory.

The slowest kind of memory used by this library is the xdata memory. The xdata memory makes 3kb of additional memory available and the libraries place all large data structures in them.

Variables are declared in xdata with the following syntax:

```
<type> xdata <identifier> [= <value>];
```

The first 256 bytes of xdata memory are also accessible as 8 bit addressed pdata. Using pdata is faster than xdata. The p in pdata stands for paged. Historically the 8052 family of μ Cs used register P2 for paging. The XC878 instead provides an SFR named XADDRH.

However current 8051 C compilers don't support paging. I.e. one would have to ensure that structs and buffers do not cross page borders and update XADDRH manually. So instead of making the code more complicated and messing with the linkers XADDRH is fixed to the first xdata page and pdata is simply used as an additional 256 bytes of relatively fast memory.

There also is a 128 bits wide memory range of bit variables, which is used by single bit variables of the type bool.

In contrast to the small amount of available RAM, 64k of ROM are available to hold executable code. Thus a program well designed to the XC878 is one that produces a lot of static code to reduce the required amount of runtime memory use.

Code resides in its own address range, the code block. The μ C can be run from code residing in xdata as well, to bootstrap the μ C. Constants can also be placed in the code block.

2.2.1 Overlaying

In order to mitigate the memory limitations of the platform the C51 and SDCC compilers perform an optimisation called overlaying.

The compilers build a call graph, much like the one in the documentation of main(). The call graph is a directed graph and functions (i.e. their local variables and parameters) may occupy the same space in memory, provided they cannot reach each other in the graph.

E.g. main() can reach both init() and run(), thus main() may not occupy the same memory as init() and run(). However run() and init() cannot reach each other, so they may store their data in the same memory.

This reduces the use of the stack, which is expensive in terms of runtime (this statement is not generally true, it just applies to the 8051 family of μ Cs).

Functions may not be called more than once at a time. I.e. they may not be recursive or called from regular code and interrupts both. Both compilers provide a reentrant keyword to make functions operate on the stack. Its use should be avoided if possible.

Both C51 and SDCC do not track function pointers. Thus creating a function pointer results in a false call in the call tree. A call through a function pointer is not added to the call tree.

The C51 tool chain offers call tree manipulations and SDCC provides the nooverlay pragma to mitigate this.

The section about Implications of Overlaying lists best practices to optimize code for overlaying.

2.3 Pointers 7

2.3 Pointers

Due to the existence of different kinds of memory, pointers come in two variations, generic pointers and memory-specific pointers. Generic pointers take 3 bytes of memory and are by far the slowest to process. Memory-specific pointers take 1 byte for data, idata or pdata and 2 bytes for xdata or code. They are also faster to process.

Note that the data keyword needs to be explicitely specified for data pointers. Pointers declared without explicit mention of the memory type always result in generic pointers.

Pointers can be stored in different kinds of memory than the memory they point to:

```
<type> <ptr_target_mem> * <ptr_mem> <identifier>;
```

The following example creates an idata pointer to a struct in xdata memory:

```
struct foo xdata * idata p_foo;
```

Chapter 3

C51 Compiler Toolchain Setup

This section describes the necessary compiler toolchain setup based on the Keil µVision IDE.

3.1 Device

It is critical for device flashing and programming to select the correct version of the μ C. This dialogue also allows you to select the extended linker and assembler. Doing so is imperative to perform the necessary link time optimisations to fit the libraries into the limited memory of the device.




Figure 3.1 Keil μ Vision Device options dialogue

3.2 Target

The target dialogue lets you select several CPU architecture and memory layout settings.

The following options need to be set:

Xtal (MHz):

- This needs to be set to your external oscillator frequency, otherwise flashing and debugging might be unreliable
- · Memory Model: Small
 - This setting means that variables are by default assigned to the first 128 bytes of directly addressable RAM, variables can still be mapped to different memory sections manaully as described in Memory Limitations
- · Code ROM Size: Large: 64K program
 - This setting allows up to 64k of program data to be written to the device
- · Use On-chip ROM
- · Use On-chip XRAM
- · Use multiple DPTR registers
 - This allows the compiler to reduce address writes of reoccuring pointer targets by using multiple pointer registers
- · Safe address extension SFR in interrupts
 - XRAM/xdata access is not atomic. Thus interrupts using XRAM can interrupt and corrupt XRAM access
 of functions. This setting preserves the XRAM address registers and thus protects them from corruption




Figure 3.2 Keil µVision Target options dialogue

3.3 C51

The C51 is the C compiler configuration dialogue. The following settings are not obligatory for use of the HSK libraries, but recommended.

- · Preprocessor Symbols
 - Define: __xdata, __pdata, __idata
 - * This input field allows passing on preprocessor definitions to the preprocessor
 - * The empty __xdata, __pdata, __idata defines allow C51 to ignore SDCC style memory assignments, this is useful to make such assignments where C51 does not support them

3.4 LX51 Locate 11

- · Code Optimization
 - Level: 11: Reuse Common Exit Code
 - * The highest level of optimisation, allowing the compiler the largest reduction of memory use
 - * Select 4 or lower for debugging, all the common code eliminations prevent the debugger from mapping large chunks of C code to assembler code, making the program flow difficult to follow
 - Emphasis: Favor speed
 - * Surprisingly this often produces smaller code than the favor size setting
 - Global Register Coloring
 - * This setting allows the compiler to optimise register use throughout the entire application, reducing memory use and improving performance
 - Linker Code Packing
 - * Activates a link time optimisation, after linking the application, the linker will replace long distance jumps with short jumps where applicable
- · Warnings: Warninglevel 2
- · Enable ANSI integer promotion rules




Figure 3.3 Keil µVision C51 options dialogue

3.4 LX51 Locate

LX51 is the extended linker of the C51 compiler tool chain, the Locate dialogue is used to map memory ranges. The form can also be used to assign portions of code to fixed addresses.

- · User Memory Layout from Target Dialog
 - This option assigns the XC878 memory types to the appropriate address ranges
- User Classes: PDATA (X:0xF000-X:0xF0FF)
 - This option maps the pdata memory into the first 256 bytes of xdata




Figure 3.4 Keil µVision LX51 Locate options dialogue

3.5 LX51 Misc

The Misc dialogue holds the remaining linker settings.

- Overlay
 - This field can be used to add calls through function pointers to the call tree as is necessary for callback functions, the syntax is described in the μ Vision Help section OVERLAY Linker Directive
 - Manually filling this field can be avoided by running the uVisionupdate.sh script
- · Misc controls: REMOVEUNUSED
 - This linker flag saves memory by discarding unused functions




Figure 3.5 Keil µVision LX51 Misc options dialogue

3.6 Inline Assembler

3.6 Inline Assembler

Inline assembler has to be activated for Groups or single files individually. The Group Options can be found in the context menu of a Group.

To activate an option in this menu it needs to be unchecked and checked again.

- · Generate Assembler SRC File
 - This option causes the compiler to generate assembler code instead of an object file
- · Assemble SRC File
 - This option causes the compiler to assemble the generated assembler code




Figure 3.6 Keil µVision Group options dialogue

3.7 Device Programming and Debugging

To program or debug the device via On Chip Debug Support (OCDS) the Infineon Direct Access Server (DAS), a hardware access middleware, is required. The programming and debugging options can also be selected from the target options. Use the following settings in the Utilities tab:

- Use Target Driver for Flash Programming
 - Infineon DAS Client for XC800




Figure 3.7 Keil μVision LX51 Utilities options dialogue

See also

Infineon DAS Tool Interface website: http://www.infineon.com/das/

Select Settings to enter the "Infineon XC800 DAS Driver Setup". The default options are mostly fine. Make sure of the following options:

- · DAS Server: UDAS
- · Target Debug Options
 - Miscellaneous Options
 - * Disable Interrupts during Steps
 - · Frequently occuring interrupts like timer interrupts make step by step debugging completely useless




Figure 3.8 Keil $\mu Vision$ Infineon XC800 DAS Driver Setup

The Debug tab of the target options can be used to choose between in-simulator debugging and on-chip debugging.

Chapter 4

Using the Small Device C Compiler (SDCC)

This section describes how to compile code for the XC878 with the Small Device C Compiler. SDCC is an open source compiler supporting several 8 bit architectures.

This section is about using the compiler and maintaining C51 compatibility. Refer to The Project Makefile to build this project using SDCC.

See also

```
SDCC project: http://sdcc.sf.net
Small Device C Compiler Manual: sdccman.pdf
```

4.1 Processor Architecture

The 8051 architecture is selected with the parameter -mmcs51. Additionally the compiler needs to be invoked with the correct memory architecture, XRAM starts at addres 0xF000 and is 3kb wide. For this the parameters --xram-loc and --xram-size are provided:

```
-mmcs51 --xram-loc 0xF000 --xram-size 3072
```

4.2 SDCC Header File for XC878

This projects includes the file Infineon/XC878.h in the inc/ directory, which contains the SFR definitions for the XC878. It is a modified version of the XC878.h file proivided by Keil μ Vision, which in turn is a Dave generated file.

The modification is an #ifdef SDCC block, with some compatibility glue to allow using the C51 code mostly unmodified.

To make the header available to sdcc the inc/ should be added to the include search path with the -I parameter:

```
-mmcs51 --xram-loc 0xF000 --xram-size 3072 -I inc/
```

4.3 Compiling Code

Code is compiled using the -c parameter:

```
sdcc -mmcs51 --xram-loc 0xF000 --xram-size 3072 -I inc/ -o builddir/ -c example.c
```

The compiler will generate a number of files in builddir, among them example.asm and example.rel, the object file.

Instead of the build dir the output parameter -o can also take the name of the object file as a parameter.

SDCC can only compile one .c file at a time, thus every .c file must be compiled separately and linked in a separate step later.

4.4 Linking

Linking can be done by giving all required object files as parameters. The output file name will be based on the first input file or can explicitely be stated:

```
sdcc -mmcs51 --xram-loc 0xF000 --xram-size 3072 -I inc/ -o builddir/ -c example.rel lib1.rel lib2.rel
```

The output file would be builddir/example.ihx (Intel HEX). -o builddir/example.hex can be used to change the filename suffix to .hex, which is more convenient when using XC800 FLOAD to flash the μ C.

4.5 Programming

Whereas μ Vision as an IDE covers flashing, SDCC users need a separate tool to do so. One such tool is Infineon's XC800_FLOAD also requires DAS.

The use of FLOAD is very straightforward, make the following settings:

• Protocol: JTAG/SPD

· Physical Interface: UDAS/JTAG over USB

Target Device: XC87x-16FF




Figure 4.1 XC800_FLOAD Flash Programming Tool

The important functions of FLOAD are:

- · Open: Open a HEX file for programming
- Download: Download the program to the μC flash
- Flash Erase: Clear the μC flash memory

See also

FLOAD download: http://www.infineon.com/cms/en/product/microcontrollers/development-too.html?channel=db3a304319c6f18c011a0b54923431e5
Infineon DAS Tool Interface website: http://www.infineon.com/das/

4.6 Memory Usage Compatibility

In order to write compatible code, the compatiblity glue in the Infineon/XC878.h header maps keywords like data, idata, xdata etc. to their SDCC equivalents __data, __idata and __xdata.

Starting with SDCC 3.x C51 code and SDCC __code are largely interchangeable. This wasn't always the case, which results in two different styles for using code.

E.g. putting a variable into code space, C51 style:

ubyte code foo = 0x2A;

SDCC style:

```
const ubyte foo = 0x2A;
```

The C51 style is consistent with other variable space assignments and portable (it did not work with SDCC 2.x, but works with 3.x). The SDCC style is more logical in terms of writing code that communicates what one intends to do. The recommendation within this project is to use a redundant style, which also worked with SDCC 2.x with some C macro magic:

```
const ubyte code foo = 0x2A;
```

Function pointers are a special case. To SDCC all function pointers refer to code, C51 uses (slower, larger) generic pointers if the code keyword is missing. Unfortunately there is no compatible syntax to place code in a function pointer declaration. This can be circumvented with preprocessor instructions:

A function pointer declaration may look like this:

```
void (code *foo) (void);
```

Take care to restore code before the end of a .h file:

4.7 Interrupts

The most significant difference between interrupt handling in SDCC and C51 is that prototypes for the interrupts must be visible in the context of the main() function.

These prototypes can be enclosed in an #ifdef:

```
#ifndef _HSK_ISR_ISR_
#define _HSK_ISR_ISR_
void ISR_hsk_isr5(void) interrupt 5 using 1;
void ISR_hsk_isr6(void) interrupt 6 using 1;
void ISR_hsk_isr8(void) interrupt 8 using 1;
void ISR_hsk_isr9(void) interrupt 9 using 1;
void ISR_hsk_isr14(void) interrupt 14 using 2;
#endif /* _HSK_ISR_ISR_ */
```

According to the SDCC manual functions called by ISRs must be reentrant or protected from memory overlay. This is done with a compiler instruction:

4.7 Interrupts

```
#pragma save
#pragma nooverlay
void isr_callback(void) using 1 {
       [...]
}
#pragma restore
```

Unfortunately this causes a compiler warning when using C51:

```
..\src\main.c(49): warning C245: unknown #pragma, line ignored
```

This can be avoided by making nooverlay conditional:

```
#pragma save
#ifdef SDCC
#pragma nooverlay
#endif
void isr_callback(void) using 1 {
        [...]
}
#pragma restore
```

The Project Makefile

The project Makefile offers access to all the UNIX command line facilities of the project. The file is written for the FreeBSD make, which is a descendant of PMake. Some convenience and elegance was sacrificed to make the Makefile GNU Make compatible.

5.1 Generating the Documentation

The Makefile can invoke Doxygen with the make targets html and pdf:

```
# make html pdf
Searching for include files...
Searching for example files...
Searching for images...
[...]
```

The html target creates the directories html/user/ and html/dev/, which contain the HTML version of this documentation.

The pdf target creates the directory pdf/ with the PDF versions of this documentation.

The targets create a Users' and a Developers' Manual. The first only includes documentation for public interfaces (i.e. headers). The second also includes the documentation of the implementation and some additional tidbits in this chapter that are only of interest when developing the libraries instead of building applications with them.

5.1.1 Dependencies

In order to build the documentation the following tools need to be installed on the system:

- Doxygen
- GraphViz (for creating dependency graphs)
- teTeX (for pdflatex)

22 The Project Makefile

5.2 Building

The Makefile uses SDCC to build. This can be changed in the first lines of the Makefile. The default target build builds all the .c files. Each .c file containing a main() function will also be linked, resulting in a .hex file:

```
# make
sdcc -mmcs51 [...] -o bin.sdcc/hsk_adc/hsk_adc.rel -c src/hsk_adc/hsk_adc.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_boot/hsk_boot.rel -c src/hsk_boot/hsk_boot.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_can/hsk_can.rel -c src/hsk_can/hsk_can.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_wdt/hsk_wdt.rel -c src/hsk_wdt/hsk_wdt.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_icm7228/hsk_icm7228.rel -c src/hsk_icm7228/hsk_icm7228.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_isr/hsk_isr.rel -c src/hsk_isr/hsk_isr.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_pwc/hsk_pwc.rel -c src/hsk_pwc/hsk_pwc.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_pwm/hsk_pwm.rel -c src/hsk_pwm/hsk_pwm.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_timers/hsk_timer01.rel -c src/hsk_timers/hsk_timer01.c
sdcc -mmcs51 [...] -o bin.sdcc/hsk_flash/hsk_flash.rel -c src/hsk_flash/hsk_flash.c
sdcc -mmcs51 [...] -o bin.sdcc/main.rel -c src/main.c
sdcc -mmcs51 [...] -o bin.sdcc/main.hex bin.sdcc/hsk_timers/hsk_timer01.rel [...]
```

All compiler output is dumped into the bin.sdcc/ directory. All the .c files are built, independent of whether they are linked into a .hex file.

5.3 Cygwin

Using a combination of native Binaries and Cygwin, the complete set of build and generator facilities can be used from Microsoft Windows.

The followin downloads are required:

```
• GIT: https://git-scm.com/downloads
```

- SDCC: https://sourceforge.net/projects/sdcc/files/
- Cygwin installer: http://cygwin.com/install.html

Additionally to the defaults the following Cygwin packages have to be installed:

- · Devel: gcc-core
- Devel: libicony
- · Devel: make

After the installation the PATH variable should reference SDCC and Cygwin:

5.3 Cygwin 23




Figure 5.1 Cygwin and SDCC PATH environment

The libraries provide simple batch files to execute uVisionupdate.sh and call make. For ease of use the table of make targets is displayed:

Figure 5.2 Make and available targets in Cygwin

24 The Project Makefile

Code Requirements

To use these libraries the utilizing code must meet a small number of requirements.

6.1 SFR Pages

All public functions expect all pages set to 0 and reset all pages they touch to 0 before they exit.

All public functions also expect RMAP 0.

6.2 ISRs

The hsk_isr.h documentation lists the rules that need to be obeyed when implementing ISRs and callback functions:

- SFR Pages
- Register Banks

6.3 Memory

In order to access pdata and xdata the hsk_boot library must be linked.

26 Code Requirements

Variables and Memory

The Infineon/XC878.h header defines some unsigned data types:

- · bool (1 bit)
- · ulong (32 bits)
- · uword (16 bits)
- · ubyte (8 bits)

Signed types should only be used when necessary, floating point arithmetic should be avoided if in any way possible.

The correct place to store a variable depends on four factors:

- · Size
- Lifetime
- · Frequency of use during lifetime
- · Overlay possibility

Size, and frequency are the most obvious, considering Memory Limitations. It is desireable to use fast memory for frequently accessed variables. Large data structures like buffers, arrays and structs simply use too much of the precious memory space to put them anywhere but xdata.

Both the C51 and SDCC compilers use a technique called overlay to fit all variables into memory. A stack is only used in reentrant functions. Only data/idata variables can be stacked with push/pop instructions. Stacking xdata is emulated in software and thus very slow.

The overlay approach is to build a call graph and thus decide which variables are never used at the same time. These variables are mapped to the same fixed memory addresses.

Variables with a long lifetime are locals in the main() function, static variables and global variables. These variables have to keep their state during the entire runtime. Thus they use memory space that cannot be shared with other variables.

ISRs and functions called by ISRs also cannot share memory, because there is no sensible way to make sure that a given function is not running when an interrupt occurs. In technical terms, each ISR is the root node of its own call graph.

The following table lists recommended memory types:

| Context | Size | Critical | Memory |
|---------------|------------|--------------|--------------|
| * | bool | * | bit |
| parameter | * | * | data |
| const | * | * | code |
| local | byte, word | * | data, idata |
| | >= long | no | xdata |
| | | ISR/blocking | pdata, xdata |
| static/global | * | no | xdata |
| | | ISR/blocking | pdata, xdata |

ISR/blocking refers to memory accessed by ISRs, functions called back by ISRs and sections of code that block an interrupt.

7.1 Implications of Overlaying

First and foremost, Overlaying is only performed for the default memory. This project is built around the small memory model, i.e. only data memory is overlaid by SDCC and C51.

The data memory is only 128 bytes minus the used register banks large. With three register banks that means only 104 bytes of data memory are available. Thus non-overlayable variables should be placed in idata in order to use data memory for well overlayable variables.

Furthermore SDCC does not build a complete call tree, so it cannot eliminate unused functions like C51/LX51 and only overlays leaf functions. I.e. only functions that call no other functions are overlaid.

For SDCC overlaying ISRs is not possible, that is why locals of ISRs should in most cases be placed in idata, despite the performance impact.

A limitation of C51/LX51 is that it ignores explicit memory assignments in function parameters and always places them in the default memory, if they cannot be passed in registers. This limitation does not appear to be documented, but it was reported by an ARM support employee in case #530915.

SDCC does not share this limitation, it can place function parameters in all kinds of memory. Because such assignments are ignored by C51/LX51, parameter memory type should be optimised for SDCC. Explicit memory assignments prevent parameters from being passed in registers. SDCC only passes the first non-bool parameter in registers, so optimizations should be performed on the non-overlayable arguments following it.

For single use functions like init and enable functions, it might make sense to pass parameters in xdata. In such cases the SDCC memory assignment style should be used, to give the C51 preprocessor the chance to remove the assignments.

```
void hsk_can_init(const ubyte pins, const ulong __xdata baud);
```

If an application runs out of data space locals should be put into idata memory. Variables accessed by IS \leftarrow Rs/ISR callbacks should be placed in pdata or idata. If that suffices the code should be checked for frequently accessed variables. The most frequent ones should be assigned to the default memory type if possible.

Both SDCC and C51 provide detailed information about memory use. The effects of relocating variables are often counter-intuitive, because it may interfere with several compiler and linker optimizations. This it is necessary to make use of this information in order to make sure that changes have the desired effect.

For SDCC check the assembler output for the DSEG area (search regex $/ \$ area DSEG/):

The .map file lists the complete memory layout produced by the linker (search regex $/^DSEG/$):

| Area | Addr | Size | Decimal Bytes | (Attributes) |
|--|---|--|--|--------------|
| DSEG | 00000000 | 00000080 = | 128. bytes | (REL, CON) |
| Value G | Global | | Global Defined | d In Module |
| 00000018 0000001C 0000001E 00000025 00000027 00000028 | _hsk_pwm_init_P. _hsk_pwm_channe _hsk_pwm_channe _hsk_icm7228_wr _hsk_icm7228_wr _hsk_icm7228_wr | l_set_PARM_2 l_set_PARM_3 iteDec_PARM_2 iteDec_PARM_3 | hsk_pwm hsk_pwm hsk_pwm hsk_icm7228 hsk_icm7228 hsk_icm7228 | |
| | | | | |

In μ Vision the .map file can be accessed by double clicking the project in the project tree view (search string "D A T A"):

| START | STOP | LENGTH | ALIGN | RELOC | MEMORY CLASS | SEGMENT NAME |
|-----------|-----------|-----------|-------|-------|--------------|---------------|
| ======= | | | | | | |
| * * * * * | * * * * * | * D A T | A M | EMORY | * * * * * * | * * * * * * * |
| 000000H | 000007H | 000008H | | AT | DATA | "REG BANK 0" |
| 000008H | 00000FH | 000008H | | AT | DATA | "REG BANK 1" |
| 000010H | 000017H | 000008H | | AT | DATA | "REG BANK 2" |
| 000018H | 00001BH | 000004H | BYTE | UNIT | IDATA | _IDATA_GROUP_ |
| 00001CH.0 | 00001FH.7 | 000004H.0 | | | **GAP** | |
| 000020H.0 | 000020H.4 | 000000H.5 | BIT | UNIT | BIT | _BIT_GROUP_ |
| 000020H.5 | 000020H.5 | 000000H.1 | BIT | UNIT | BIT | ?BI?HSK_CAN |
| 000020H.6 | 000020H | 000000H.2 | | | * *GAP * * | |
| 000021H | 00003FH | 00001FH | BYTE | UNIT | DATA | _DATA_GROUP_ |
| 000040H | 000040H | 000001H | BYTE | UNIT | IDATA | ?STACK |

See also

Overlaying in the SDCC manual Global Registers used for Parameter Passing in the SDCC manual

Authors

Authors use short tags in the code, this is the complete list of authors and the aliases they use.

Author

kami

Dominic Fandrey dominic.fandrey@highspeed-karlsruhe.de kamikaze@bsdforen.de

Head of Electronics Development season 2010/2011, 2011/2012

32 Authors

Deprecated List

Global CAN_ENDIAN_INTEL

In favour of shorter and cleaner code the hsk_can_data_getSignal() and hsk_can_data_setSignal() functions were switched to using boolean (motorola positive) logic

Global CAN_ENDIAN_MOTOROLA

In favour of shorter and cleaner code the hsk_can_data_getSignal() and hsk_can_data_setSignal() functions were switched to using boolean (motorola positive) logic

Global hsk_adc_open

Use hsk_adc_open10() or hsk_adc_open8() as appropriate

Global hsk_adc_warmup

Use hsk_adc_warmup10()

34 Deprecated List

Module Index

10.1 Modules

Here is a list of all modules:

| CAN Node Status Fields | 41 |
|--------------------------------|----|
| External Interrupt Channels | 44 |
| External Interrupt Triggers | 46 |
| External Interrupt Input Ports | 47 |
| Input Port Access | |
| Output Port Access | 53 |
| I/O Port Pull-Up/-Down Setup | |
| Variable Access | 58 |
| Pulse Width Detection Units | 60 |
| Pulse Width Times | 61 |
| Pulse Frequencies | 62 |
| Pulse Duty Times | 63 |
| SSC I/O Ports | 65 |

36 Module Index

Data Structure Index

11.1 Data Structures

Here are the data structures with brief descriptions:

| hsk_isr14_callback |
|---------------------------------------|
| Shared non-maskable interrupt routine |
| hsk_isr5_callback |
| Shared interrupt 5 routine |
| hsk_isr6_callback |
| Shared interrupt 6 routine |
| hsk_isr8_callback |
| Shared interrupt 8 routine |
| hsk_isr9_callback |
| Shared interrupt 9 routine |

38 Data Structure Index

File Index

12.1 File List

Here is a list of all documented files with brief descriptions:

| config.h | |
|--|-----|
| Configuration for the Infineon XC800 Starter Kit | 79 |
| main.c | |
| Simple test file that is not linked into the library | 152 |
| hsk_adc/hsk_adc.h | |
| HSK Analog Digital Conversion headers | 81 |
| hsk_boot/hsk_boot.h | |
| HSK Boot headers | 86 |
| hsk_can/hsk_can.h | |
| HSK Controller Area Network headers | 88 |
| hsk_ex/hsk_ex.h | |
| HSK External Interrupt Routing headers | 104 |
| hsk_filter/hsk_filter.h | |
| HSK Filter generator | 108 |
| hsk_flash/hsk_flash.h | |
| HSK Flash Facility headers | 109 |
| hsk_icm7228/hsk_icm7228.h | |
| HSK ICM7228 8-Digit LED Display Decoder Driver generator | 115 |
| hsk_io/hsk_io.h | |
| HSK I/O headers | 119 |
| hsk_isr/hsk_isr.h | |
| HSK Shared Interrupt Service Routine headers | 120 |
| hsk_pwc/hsk_pwc.h | |
| HSK Pulse Width Counter headers | 123 |
| hsk_pwm/hsk_pwm.h | |
| HSK Pulse Width Modulation headers | 132 |
| hsk_ssc/hsk_ssc.h | |
| HSK Synchronous Serial Interface headers | 142 |
| hsk_timers/hsk_timer01.h | |
| HSK Timer 0/1 headers | 147 |
| hsk_wdt/hsk_wdt.h | |
| | 150 |

40 File Index

Module Documentation

13.1 CAN Node Status Fields

Macros

• #define CAN_STATUS_LEC 0

The Last Error Code field provides the error triggered by the last message on the bus.

#define CAN_STATUS_TXOK 1

Message Transmitted Successfully.

• #define CAN_STATUS_RXOK 2

Message Received Successfully.

#define CAN_STATUS_ALERT 3

Alert Warning.

• #define CAN_STATUS_EWRN 4

Error Warning Status.

• #define CAN_STATUS_BOFF 5

Bus-off Status.

13.1.1 Detailed Description

This group of defines specifies status fields that can be queried from hsk_can_status().

13.1.2 Macro Definition Documentation

13.1.2.1 CAN_STATUS_ALERT

#define CAN_STATUS_ALERT 3

Alert Warning.

42 Module Documentation

Return values

| 0 | No warnings |
|---|---|
| 1 | One of the following error conditions applies: CAN_STATUS_EWRN; CAN_STATUS_BOFF |

13.1.2.2 CAN_STATUS_BOFF

#define CAN_STATUS_BOFF 5

Bus-off Status.

Return values

| 0 | The bus is not off |
|---|---|
| 1 | The bus is turned off due to an error counter exceeding 256 |

13.1.2.3 CAN_STATUS_EWRN

#define CAN_STATUS_EWRN 4

Error Warning Status.

Return values

| 0 | No error warnings exceeded |
|---|---|
| 1 | An error counter has exceeded the warning level of 96 |

13.1.2.4 CAN_STATUS_LEC

#define CAN_STATUS_LEC 0

The Last Error Code field provides the error triggered by the last message on the bus.

For details check table 16-8 from the User Manual 1.1.

Return values

| 0 | No Error |
|---|--|
| 1 | Stuff Error, 5 consecutive bits of the same value are stuffed, this error is triggered when the stuff bit is missing |
| 2 | Form Error, the frame format was violated |
| 3 | Ack Error, the message was not acknowledged, maybe nobody else is on the bus |
| 4 | Bit1 Error, a recessive (1) bit was sent out of sync |
| 5 | Bit0 Error, a recessive (1) bit won against a dominant (0) bit |
| 6 | CRC Error, wrong checksum for a received message |

13.1.2.5 CAN_STATUS_RXOK

#define CAN_STATUS_RXOK 2

Message Received Successfully.

Return values

| 0 | No successful receptions since the last time this field was queried |
|---|---|
| 1 | A message was received successfully |

13.1.2.6 CAN_STATUS_TXOK

#define CAN_STATUS_TXOK 1

Message Transmitted Successfully.

Return values

| | - 1 | No successful transmission since TXOK was queried last time |
|---|-----|---|
| 7 | 1 | A message was transmitted and acknowledged successfully |

44 Module Documentation

13.2 External Interrupt Channels

This group consists of defines representing external interrupt channels.

Macros

```
• #define EX_EXINT0 0
```

External interrupt channel EXINTO.

• #define EX_EXINT1 1

External interrupt channel EXINT1.

• #define EX_EXINT2 2

External interrupt channel EXINT2.

• #define EX EXINT3 3

External interrupt channel EXINT3.

• #define EX_EXINT4 4

External interrupt channel EXINT4.

• #define EX EXINT5 5

External interrupt channel EXINT5.

• #define EX_EXINT6 6

External interrupt channel EXINT6.

13.2.1 Detailed Description

This group consists of defines representing external interrupt channels.

13.2.2 Macro Definition Documentation

13.2.2.1 EX_EXINT0

```
#define EX_EXINT0 0
```

External interrupt channel EXINT0.

Mask with EA, disable with EX0.

13.2.2.2 EX_EXINT1

```
#define EX_EXINT1 1
```

External interrupt channel EXINT1.

Mask with EA, disable with EX1.

13.2.2.3 EX_EXINT2

#define EX_EXINT2 2

External interrupt channel EXINT2.

Mask with EX2.

13.2.2.4 EX_EXINT3

#define EX_EXINT3 3

External interrupt channel EXINT3.

Mask with EXM.

13.2.2.5 EX_EXINT4

#define EX_EXINT4 4

External interrupt channel EXINT4.

Mask with EXM.

13.2.2.6 EX_EXINT5

#define EX_EXINT5 5

External interrupt channel EXINT5.

Mask with EXM.

13.2.2.7 EX_EXINT6

#define EX_EXINT6 6

External interrupt channel EXINT6.

Mask with EXM.

46 Module Documentation

13.3 External Interrupt Triggers

This group contains defines representing the different edge triggers.

Macros

```
• #define EX_EDGE_RISING 0
```

Trigger interrupt on rising edge.

• #define EX_EDGE_FALLING 1

Trigger interrupt on falling edge.

• #define EX_EDGE_BOTH 2

Trigger interrupt on both edges.

13.3.1 Detailed Description

This group contains defines representing the different edge triggers.

13.3.2 Macro Definition Documentation

```
13.3.2.1 EX_EDGE_BOTH
```

#define EX_EDGE_BOTH 2

Trigger interrupt on both edges.

13.3.2.2 EX_EDGE_FALLING

#define EX_EDGE_FALLING 1

Trigger interrupt on falling edge.

13.3.2.3 EX_EDGE_RISING

#define EX_EDGE_RISING 0

Trigger interrupt on rising edge.

13.4 External Interrupt Input Ports

Each define of this group represents an external interrupt port configuration.

Macros

```
• #define EX EXINTO P05 0
     External interrupt EXINT0 input port P0.5.
• #define EX_EXINT3_P11 1
     External interrupt EXINT3 input port P1.1.

    #define EX EXINTO P14 2

     External interrupt EXINT0 input port P1.4.
• #define EX_EXINT5_P15 3
     External interrupt EXINT5 input port P1.5.
• #define EX EXINT6 P16 4
     External interrupt EXINT6 input port P1.6.
#define EX_EXINT3_P30 5
     External interrupt EXINT3 input port P3.0.
• #define EX EXINT4 P32 6
     External interrupt EXINT4 input port P3.2.
#define EX_EXINT5_P33 7
     External interrupt EXINT5 input port P3.3.
• #define EX EXINT6 P34 8
     External interrupt EXINT6 input port P3.4.
#define EX_EXINT4_P37 9
     External interrupt EXINT4 input port P3.7.
• #define EX_EXINT3_P40 10
     External interrupt EXINT3 input port P4.0.

    #define EX EXINT4 P41 11

     External interrupt EXINT4 input port P4.1.
• #define EX_EXINT6_P42 12
     External interrupt EXINT6 input port P4.2.
• #define EX_EXINT5_P44 13
     External interrupt EXINT5 input port P4.4.
• #define EX_EXINT6_P45 14
     External interrupt EXINT6 input port P4.5.

    #define EX EXINT1 P50 15

     External interrupt EXINT1 input port P5.0.
• #define EX_EXINT2_P51 16
     External interrupt EXINT2 input port P5.1.
• #define EX EXINT5 P52 17
     External interrupt EXINT5 input port P5.2.
#define EX_EXINT1_P53 18
     External interrupt EXINT1 input port P5.3.
• #define EX_EXINT2_P54 19
     External interrupt EXINT2 input port P5.4.
• #define EX_EXINT3_P55 20
     External interrupt EXINT3 input port P5.5.
• #define EX EXINT4 P56 21
     External interrupt EXINT4 input port P5.6.
```

#define EX EXINT6 P57 22

External interrupt EXINT6 input port P5.7.

48 Module Documentation

13.4.1 Detailed Description

Each define of this group represents an external interrupt port configuration.

13.4.2 Macro Definition Documentation

```
13.4.2.1 EX_EXINT0_P05
```

```
#define EX_EXINTO_P05 0
```

External interrupt EXINT0 input port P0.5.

13.4.2.2 EX_EXINT0_P14

```
#define EX_EXINTO_P14 2
```

External interrupt EXINT0 input port P1.4.

13.4.2.3 EX_EXINT1_P50

```
#define EX_EXINT1_P50 15
```

External interrupt EXINT1 input port P5.0.

13.4.2.4 EX_EXINT1_P53

```
#define EX_EXINT1_P53 18
```

External interrupt EXINT1 input port P5.3.

13.4.2.5 EX_EXINT2_P51

```
#define EX_EXINT2_P51 16
```

External interrupt EXINT2 input port P5.1.

13.4.2.6 EX_EXINT2_P54

```
#define EX_EXINT2_P54 19
```

External interrupt EXINT2 input port P5.4.

13.4.2.7 EX_EXINT3_P11 #define EX_EXINT3_P11 1 External interrupt EXINT3 input port P1.1. 13.4.2.8 EX_EXINT3_P30 #define EX_EXINT3_P30 5 External interrupt EXINT3 input port P3.0. 13.4.2.9 EX_EXINT3_P40 #define EX_EXINT3_P40 10 External interrupt EXINT3 input port P4.0. 13.4.2.10 EX_EXINT3_P55 #define EX_EXINT3_P55 20 External interrupt EXINT3 input port P5.5. 13.4.2.11 EX_EXINT4_P32 #define EX_EXINT4_P32 6 External interrupt EXINT4 input port P3.2. 13.4.2.12 EX_EXINT4_P37 #define EX_EXINT4_P37 9 External interrupt EXINT4 input port P3.7. 13.4.2.13 EX_EXINT4_P41 #define EX_EXINT4_P41 11 External interrupt EXINT4 input port P4.1.

13.4.2.14 EX_EXINT4_P56

#define EX_EXINT4_P56 21

External interrupt EXINT4 input port P5.6.

Generated by Doxygen

50 Module Documentation

13.4.2.15 EX_EXINT5_P15 #define EX_EXINT5_P15 3 External interrupt EXINT5 input port P1.5. 13.4.2.16 EX_EXINT5_P33 #define EX_EXINT5_P33 7 External interrupt EXINT5 input port P3.3. 13.4.2.17 EX_EXINT5_P44 #define EX_EXINT5_P44 13 External interrupt EXINT5 input port P4.4. 13.4.2.18 EX_EXINT5_P52 #define EX_EXINT5_P52 17 External interrupt EXINT5 input port P5.2. 13.4.2.19 EX_EXINT6_P16 #define EX_EXINT6_P16 4 External interrupt EXINT6 input port P1.6. 13.4.2.20 EX_EXINT6_P34 #define EX_EXINT6_P34 8 External interrupt EXINT6 input port P3.4. 13.4.2.21 EX_EXINT6_P42 #define EX_EXINT6_P42 12 External interrupt EXINT6 input port P4.2. 13.4.2.22 EX_EXINT6_P45 #define EX_EXINT6_P45 14 External interrupt EXINT6 input port P4.5. 13.4.2.23 EX_EXINT6_P57

External interrupt EXINT6 input port P4.5.

13.4.2.23 EX_EXINT6_P57

#define EX_EXINT6_P57 22

External interrupt EXINT6 input port P5.7.

13.5 Input Port Access 51

13.5 Input Port Access

This group contains defines and macros to initialize port pins as inputs and read them.

Macros

```
    #define IO_PORT_IN_INIT(port, pins)
    Initializes a set of port pins as inputs.
```

• #define IO_PORT_ON_GND 0

Bit mask to set the logical 1 to GND level for all selected pins.

• #define IO_PORT_ON_HIGH 0xff

Bit mask to set the logical 1 to high level for all selected pins.

• #define IO_PORT_GET(port, pins, on)

Evaluates to a bit mask of logical pin states of a port.

13.5.1 Detailed Description

This group contains defines and macros to initialize port pins as inputs and read them.

13.5.2 Macro Definition Documentation

13.5.2.1 IO_PORT_GET

Value:

Evaluates to a bit mask of logical pin states of a port.

Note

Can also be used for Output Port Access

Warning

Expects port page 0 and RMAP 0, take care in ISRs

Parameters

| port | The parallel port to access | |
|-------------|---|---|
| pins | A bit mask of the pins to select | L |
| GeØl@arated | ம் நி. ம்ய் முக்கு of pins that defines the states which represent on | |

52 Module Documentation

13.5.2.2 IO_PORT_IN_INIT

Value:

Initializes a set of port pins as inputs.

Warning

Expects port page 0 and RMAP 0, take care in ISRs

Parameters

| port | The parallel port to configure |
|------|----------------------------------|
| pins | A bit mask of the pins to select |

13.5.2.3 IO_PORT_ON_GND

```
#define IO_PORT_ON_GND 0
```

Bit mask to set the logical 1 to GND level for all selected pins.

Note

Can also be used for Output Port Access

13.5.2.4 IO_PORT_ON_HIGH

```
#define IO_PORT_ON_HIGH 0xff
```

Bit mask to set the logical 1 to high level for all selected pins.

Note

Can also be used for Output Port Access

13.6 Output Port Access

This group contains macros and defines to initialize port pins for output and safely set output states.

Macros

- #define IO_PORT_STRENGTH_WEAK 0
 - Bit mask to set weak drive strength for all selected pins.
- #define IO_PORT_STRENGTH_STRONG 0xff
 - Bit mask to set strong drive strength for all selected pins.
- #define IO_PORT_DRAIN_DISABLE 0
 - Bit mask to disable drain mode for all selected pins.
- #define IO PORT DRAIN ENABLE 0xff
 - Bit mask to enable drain mode for all selected pins.
- #define IO_PORT_OUT_INIT(port, pins, strength, drain, on, set)
 - Initializes a set of port pins as outputs.
- #define IO_PORT_OUT_SET(port, pins, on, set)
 - Set a set of output port pins.

13.6.1 Detailed Description

This group contains macros and defines to initialize port pins for output and safely set output states.

13.6.2 Macro Definition Documentation

13.6.2.1 IO_PORT_DRAIN_DISABLE

```
#define IO_PORT_DRAIN_DISABLE 0
```

Bit mask to disable drain mode for all selected pins.

13.6.2.2 IO_PORT_DRAIN_ENABLE

```
#define IO_PORT_DRAIN_ENABLE 0xff
```

Bit mask to enable drain mode for all selected pins.

13.6.2.3 IO_PORT_OUT_INIT

Value:

```
{
    port##_DIR |= pins; \
    SFR_PAGE(_pp3, noSST); \
    port##_OD &= (drain) | ~(pins); \
    port##_DS &= (strength) | ~(pins); \
    port##_DS |= (strength) & (pins); \
    port##_DS |= (strength) & (pins); \
    SFR_PAGE(_pp0, noSST); \
    port##_DATA &= ((set) ^ ~(on)) | ~(pins); \
    port##_DATA |= ((set) ^ ~(on)) & (pins); \
}
```

Initializes a set of port pins as outputs.

Warning

Expects port page 0 and RMAP 0, take care in ISRs

Parameters

| port | The parallel port to configure | |
|----------|--|--|
| pins | pins A bit mask of the pins to select | |
| strength | A bit mask of pins with strong drive strength A bit mask of pins that only drive GND | |
| drain | | |
| on | A bit mask of pins that defines the states which represent on | |

See also

```
IO_PORT_ON_GND
IO_PORT_ON_HIGH
```

Parameters

```
set Initial logical values for the defined outputs
```

13.6.2.4 IO_PORT_OUT_SET

```
on,
set )
```

Value:

```
{\
          port##_DATA &= ((set) ^ ~(on)) | ~(pins); \
          port##_DATA |= ((set) ^ ~(on)) & (pins); \
}
```

Set a set of output port pins.

Warning

Expects port page 0 and RMAP 0, take care in ISRs

Parameters

| port | The parallel port to set | |
|------|---|--|
| pins | A bit mask of the pins to select | |
| on | A bit mask of pins that defines the states which represent on | |

See also

```
IO_PORT_ON_GND
IO_PORT_ON_HIGH
```

Parameters

| set | Set logical values for the defined outputs |
|-----|--|
|-----|--|

13.6.2.5 IO_PORT_STRENGTH_STRONG

```
#define IO_PORT_STRENGTH_STRONG 0xff
```

Bit mask to set strong drive strength for all selected pins.

13.6.2.6 IO_PORT_STRENGTH_WEAK

```
#define IO_PORT_STRENGTH_WEAK 0
```

Bit mask to set weak drive strength for all selected pins.

13.7 I/O Port Pull-Up/-Down Setup

This group contains macros and defines to initialize the pull-up/-down devices of port pins.

Macros

```
• #define IO_PORT_PULL_DISABLE 0
```

Bit mask to disable pull up/down for all selected pins.

• #define IO_PORT_PULL_ENABLE 0xff

Bit mask to enable pull up/down for all selected pins.

• #define IO_PORT_PULL_DOWN 0

Bit mask to select pull down for all selected pins.

• #define IO_PORT_PULL_UP 0xff

Bit mask to select pull up for all selected pins.

#define IO_PORT_PULL_INIT(port, pins, pull, dir)

Sets the pull-up/-down properties of port pins.

13.7.1 Detailed Description

This group contains macros and defines to initialize the pull-up/-down devices of port pins.

13.7.2 Macro Definition Documentation

```
13.7.2.1 IO_PORT_PULL_DISABLE
```

```
#define IO_PORT_PULL_DISABLE 0
```

Bit mask to disable pull up/down for all selected pins.

```
13.7.2.2 IO_PORT_PULL_DOWN
```

```
#define IO_PORT_PULL_DOWN 0
```

Bit mask to select pull down for all selected pins.

13.7.2.3 IO_PORT_PULL_ENABLE

```
#define IO_PORT_PULL_ENABLE 0xff
```

Bit mask to enable pull up/down for all selected pins.

13.7.2.4 IO_PORT_PULL_INIT

Value:

```
{
    SFR_PAGE(_pp1, noSST); \
    port##_PUDSEL &= (dir) | ~(pins); \
    port##_PUDSEL |= (dir) & (pins); \
    port##_PUDEN &= (pul1) | ~(pins); \
    port##_PUDEN |= (pul1) & (pins); \
    SFR_PAGE(_pp0, noSST); \
}
```

Sets the pull-up/-down properties of port pins.

Warning

Expects port page 0 and RMAP 0, take care in ISRs

Parameters

| port | The parallel port to configure | |
|------|---|--|
| pins | A bit mask of the pins to select | |
| pull | A bit mask of pins to activate the internal pull up/down device for | |
| dir | A bit mask of pins to set the pull direction | |

13.7.2.5 IO_PORT_PULL_UP

```
#define IO_PORT_PULL_UP 0xff
```

Bit mask to select pull up for all selected pins.

13.8 Variable Access

This group specifies macros to access bits of a variable.

Macros

```
    #define IO_VAR_SET(var, bits, on, set)
        Set a set of variable bits.
    #define IO_VAR_GET(var, bits, on)
```

Evaluates to a bit mask of logical states of a variable.

13.8.1 Detailed Description

This group specifies macros to access bits of a variable.

Their value lies in the seperation of encoded on state and logical on (1), as well as the safe bit masking.

13.8.2 Macro Definition Documentation

13.8.2.1 IO_VAR_GET

```
#define IO_VAR_GET(
     var,
     bits,
     on )
```

Value:

Evaluates to a bit mask of logical states of a variable.

Parameters

| var | The variable to access | |
|------|---|--|
| bits | s A bit mask of the bits to select | |
| on | A bit mask that defines the states which represent true | |

13.8.2.2 IO_VAR_SET

```
#define IO_VAR_SET(
     var,
     bits,
```

13.8 Variable Access 59

```
on,
set )
```

Value:

```
{\
     (var) &= ((set) ^ ~(on)) | ~(bits); \
     (var) |= ((set) ^ ~(on)) & (bits); \
}
```

Set a set of variable bits.

Parameters

| var | The variable to set |
|------|---|
| bits | A bit mask of the bits to select |
| on | A bit mask that defines the states which represent true |
| set | Set logical values for the defined bits |

13.9 Pulse Width Detection Units

This group of defines is used to select return format of hst.pwc_channel_getValue().

Modules

· Pulse Width Times

The defines are for returning average pulse width.

Pulse Frequencies

These defines are for returning average frequencies.

· Pulse Duty Times

These defines are used for returning the duty time of the latest pulse.

Macros

* #define PWC_UNIT_SUM_RAW 0 ${\it Sum~of~buffered~pulse~widths~in~multiples~of}~1/48*10^{-6}s.$

13.9.1 Detailed Description

This group of defines is used to select return format of hsk_pwc_channel_getValue().

13.9.2 Macro Definition Documentation

```
13.9.2.1 PWC_UNIT_SUM_RAW
```

```
#define PWC_UNIT_SUM_RAW 0
```

Sum of buffered pulse widths in multiples of $1/48 * 10^{-6}s$.

This is the sum of the buffered values, not the average.

Use this if precision is of the utmost importance.

13.10 Pulse Width Times 61

13.10 Pulse Width Times

The defines are for returning average pulse width.

Macros

```
• #define PWC_UNIT_WIDTH_RAW 1  {\it Average~of~buffered~pulse~widths~in~multiples~of~1/48*10^{-6}s}.
```

• #define PWC_UNIT_WIDTH_NS 2

Average of buffered pulse widths in multiples of $10^{-9}s$.

• #define PWC_UNIT_WIDTH_US 3

Average of buffered pulse widths in multiples of $10^{-6}s$.

• #define PWC_UNIT_WIDTH_MS 4

Average of buffered pulse widths in multiples of $10^{-3}s$.

13.10.1 Detailed Description

The defines are for returning average pulse width.

13.10.2 Macro Definition Documentation

```
13.10.2.1 PWC_UNIT_WIDTH_MS
```

```
#define PWC_UNIT_WIDTH_MS 4
```

Average of buffered pulse widths in multiples of $10^{-3}s$.

```
13.10.2.2 PWC_UNIT_WIDTH_NS
```

```
#define PWC_UNIT_WIDTH_NS 2
```

Average of buffered pulse widths in multiples of $10^{-9}s$.

```
13.10.2.3 PWC_UNIT_WIDTH_RAW
```

```
#define PWC_UNIT_WIDTH_RAW 1
```

Average of buffered pulse widths in multiples of $1/48 * 10^{-6} s$.

13.10.2.4 PWC_UNIT_WIDTH_US

```
#define PWC_UNIT_WIDTH_US 3
```

Average of buffered pulse widths in multiples of $10^{-6}s$.

13.11 Pulse Frequencies

These defines are for returning average frequencies.

Macros

```
• #define PWC_UNIT_FREQ_S 5
```

Average frequency of buffered pulses in multiples of 1/s.

• #define PWC UNIT FREQ M 6

Average frequency of buffered pulses in multiples of 1/m.

• #define PWC UNIT FREQ H 7

Average frequency of buffered pulses in multiples of 1/h.

13.11.1 Detailed Description

These defines are for returning average frequencies.

13.11.2 Macro Definition Documentation

```
13.11.2.1 PWC_UNIT_FREQ_H
```

```
#define PWC_UNIT_FREQ_H 7
```

Average frequency of buffered pulses in multiples of 1/h.

To prevent overflow issues this value is always a multiple of the number of averaged values * 60.

This is just a convenience feature for quick testing, it is possible to achieve much better precision if the use case is known.

```
13.11.2.2 PWC_UNIT_FREQ_M
```

```
#define PWC_UNIT_FREQ_M 6
```

Average frequency of buffered pulses in multiples of 1/m.

To prevent overflow issues this value is always a multiple of the number of averaged values.

```
13.11.2.3 PWC_UNIT_FREQ_S
```

```
#define PWC_UNIT_FREQ_S 5
```

Average frequency of buffered pulses in multiples of 1/s.

13.12 Pulse Duty Times 63

13.12 Pulse Duty Times

These defines are used for returning the duty time of the latest pulse.

Macros

```
• #define PWC UNIT DUTYH RAW 8
     Latest high pulse in multiples of 1/48 * 10^{-6} s.
• #define PWC_UNIT_DUTYH_NS 9
     Latest high pulse in multiples of 1*10^{-9}s.
• #define PWC_UNIT_DUTYH_US 10
     Latest high pulse in multiples of 1 * 10^{-6} s.
• #define PWC_UNIT_DUTYH_MS 11
     Latest high pulse in multiples of 1*10^{-3}s.
• #define PWC_UNIT_DUTYL_RAW 12
     Latest low pulse in multiples of 1/48 * 10^{-6} s.
• #define PWC UNIT DUTYL NS 13
     Latest low pulse in multiples of 1 * 10^{-9} s.
• #define PWC_UNIT_DUTYL_US 14
     Latest low pulse in multiples of 1 * 10^{-6} s.
• #define PWC_UNIT_DUTYL_MS 15
     Latest low pulse in multiples of 1 * 10^{-3} s.
```

13.12.1 Detailed Description

These defines are used for returning the duty time of the latest pulse.

In order to use this return type, the channel buffer must hold at least 2 values. I.e. the averageOver argument of hsk_pwc_port_open() must be 2 or greater (there is no benefit to a value above 2).

To produce correct results the channel must also be in edge mode PWC_EDGE_BOTH.

13.12.2 Macro Definition Documentation

```
#define PWC_UNIT_DUTYH_MS 11  
Latest high pulse in multiples of 1*10^{-3}s.  
#define PWC_UNIT_DUTYH_NS  
#define PWC_UNIT_DUTYH_NS 9  
Latest high pulse in multiples of 1*10^{-9}s.
```

Generated by Doxygen

13.12.2.3 PWC_UNIT_DUTYH_RAW

#define PWC_UNIT_DUTYH_RAW 8

Latest high pulse in multiples of $1/48 * 10^{-6} s$.

13.12.2.4 PWC_UNIT_DUTYH_US

#define PWC_UNIT_DUTYH_US 10

Latest high pulse in multiples of $1*10^{-6}s$.

13.12.2.5 PWC_UNIT_DUTYL_MS

#define PWC_UNIT_DUTYL_MS 15

Latest low pulse in multiples of $1 * 10^{-3}s$.

13.12.2.6 PWC_UNIT_DUTYL_NS

#define PWC_UNIT_DUTYL_NS 13

Latest low pulse in multiples of $1*10^{-9}s$.

13.12.2.7 PWC_UNIT_DUTYL_RAW

#define PWC_UNIT_DUTYL_RAW 12

Latest low pulse in multiples of $1/48 * 10^{-6} s$.

13.12.2.8 PWC_UNIT_DUTYL_US

#define PWC_UNIT_DUTYL_US 14

Latest low pulse in multiples of $1*10^{-6}s$.

13.13 SSC I/O Ports 65

13.13 SSC I/O Ports

Used to create an I/O Port configuration, by unifying one of the SSC_MRST_P* with a SSC_MTSR_P* and a SSC_SCLK_P* ports.

Macros

• #define SSC_MRST_P05 1

Master mode RX, slave mode TX port P0.5.

• #define SSC_MRST_P14 0

Master mode RX, slave mode TX port P1.4.

• #define SSC_MRST_P15 2

Master mode RX, slave mode TX port P1.5.

• #define SSC_MTSR_P04 (1 << 2)

Master mode TX, slave mode RX port P0.4.

• #define SSC_MTSR_P13 (0 << 2)

Master mode TX, slave mode RX port P1.3.

#define SSC_MTSR_P14 (2 << 2)

Master mode TX, slave mode RX port P1.4.

#define SSC_SCLK_P03 (1 << 4)

Synchronous clock port P0.3.

• #define SSC_SCLK_P12 (0 << 4)

Synchronous clock port P1.2.

#define SSC_SCLK_P13 (2 << 4)

Synchronous clock port P1.3.

13.13.1 Detailed Description

Used to create an I/O Port configuration, by unifying one of the SSC_MRST_P* with a SSC_MTSR_P* and a SSC_SCLK_P* ports.

E.g.:

```
SSC_MRST_P05 | SSC_MTSR_P4 | SSC_SCLK_P03.
```

The ports have the following functions:

| Type | Master Mode | Slave Mode |
|------|-------------|------------|
| MRST | RX port | TX port |
| MTSR | TX port | RX port |
| SCLK | TX clock | RX clock |

13.13.2 Macro Definition Documentation

13.13.2.1 SSC_MRST_P05

#define SSC_MRST_P05 1

Master mode RX, slave mode TX port P0.5. 13.13.2.2 SSC_MRST_P14 #define SSC_MRST_P14 0 Master mode RX, slave mode TX port P1.4. 13.13.2.3 SSC_MRST_P15 #define SSC_MRST_P15 2 Master mode RX, slave mode TX port P1.5. 13.13.2.4 SSC_MTSR_P04 #define SSC_MTSR_P04 (1 << 2) Master mode TX, slave mode RX port P0.4. 13.13.2.5 SSC_MTSR_P13 #define SSC_MTSR_P13 (0 << 2) Master mode TX, slave mode RX port P1.3. 13.13.2.6 SSC_MTSR_P14 $\#define SSC_MTSR_P14 (2 << 2)$ Master mode TX, slave mode RX port P1.4. 13.13.2.7 SSC_SCLK_P03 $\#define SSC_SCLK_P03 (1 << 4)$ Synchronous clock port P0.3. 13.13.2.8 SSC_SCLK_P12 $\#define SSC_SCLK_P12 (0 << 4)$ Synchronous clock port P1.2. 13.13.2.9 SSC_SCLK_P13

 $\#define SSC_SCLK_P13 (2 << 4)$

Synchronous clock port P1.3.

Chapter 14


Data Structure Documentation

14.1 hsk_isr14_callback Struct Reference

Shared non-maskable interrupt routine.

```
#include <hsk_isr.h>
```

Collaboration diagram for hsk_isr14_callback:



Data Fields

void(* NMIWDT)(void)

Function to be called back when the NMIWDT interrupt event is triggered.

void(* NMIPLL)(void)

Function to be called back when the NMIPLL interrupt event is triggered.

void(* NMIFLASH)(void)

Function to be called back when the NMIFLASH interrupt event is triggered.

void(* NMIVDDP)(void)

Function to be called back when the NMIVDDP interrupt event is triggered.

void(* NMIECC)(void)

Function to be called back when the NMIECC interrupt event is triggered.

14.1.1 Detailed Description

Shared non-maskable interrupt routine.

This interrupt has the following sources:

- Watchdog Timer NMI (NMIWDT)
- PLL NMI (NMIPLL)
- Flash Timer NMI (NMIFLASH)
- VDDP Prewarning NMI (NMIVDDP)
- Flash ECC NMI (NMIECC)

14.1.2 Field Documentation

14.1.2.1 NMIECC

```
void( * hsk_isr14_callback::NMIECC) (void)
```

Function to be called back when the NMIECC interrupt event is triggered.

14.1.2.2 NMIFLASH

```
void( * hsk_isr14_callback::NMIFLASH) (void)
```

Function to be called back when the NMIFLASH interrupt event is triggered.

14.1.2.3 NMIPLL

```
void( * hsk_isr14_callback::NMIPLL) (void)
```

Function to be called back when the NMIPLL interrupt event is triggered.

14.1.2.4 NMIVDDP

```
void( * hsk_isr14_callback::NMIVDDP) (void)
```

Function to be called back when the NMIVDDP interrupt event is triggered.

14.1.2.5 NMIWDT

```
void( * hsk_isr14_callback::NMIWDT) (void)
```

Function to be called back when the NMIWDT interrupt event is triggered.

The documentation for this struct was generated from the following file:


• hsk_isr/hsk_isr.h

14.2 hsk_isr5_callback Struct Reference

Shared interrupt 5 routine.

```
#include <hsk_isr.h>
```

Collaboration diagram for hsk_isr5_callback:



Data Fields

void(* TF2)(void)

Function to be called back when the TF2 interrupt event is triggered.

void(* EXF2)(void)

Function to be called back when the EXF2 interrupt event is triggered.

void(* CCTOVF)(void)

Function to be called back when the CCTOVF interrupt event is triggered.

void(* NDOV)(void)

Function to be called back when the NDOV interrupt event is triggered.

void(* EOFSYN)(void)

Function to be called back when the EOFSYN interrupt event is triggered.

void(* ERRSYN)(void)

Function to be called back when the ERRSYN interrupt event is triggered.

void(* CANSRC0)(void)

Function to be called back when the CANSRC0 interrupt event is triggered.

14.2.1 Detailed Description

Shared interrupt 5 routine.

Activate the interrupt by setting ET2 = 1.

This interrupt has the following sources:

- Timer 2 Overflow (TF2)
- Timer 2 External Event (EXF2)
- T2CCU CCT Overflow (CCTOVF)
- Normal Divider Overflow (NDOV)
- End of Syn Byte (EOFSYN)
- Syn Byte Error (ERRSYN)
- CAN Interrupt 0 (CANSRC0)

14.2.2 Field Documentation

14.2.2.1 CANSRC0

```
void( * hsk_isr5_callback::CANSRC0) (void)
```

Function to be called back when the CANSRC0 interrupt event is triggered.

14.2.2.2 CCTOVF

```
void( * hsk_isr5_callback::CCTOVF) (void)
```

Function to be called back when the CCTOVF interrupt event is triggered.

14.2.2.3 EOFSYN

```
void( * hsk_isr5_callback::EOFSYN) (void)
```

Function to be called back when the EOFSYN interrupt event is triggered. \\

14.2.2.4 ERRSYN

```
void( * hsk_isr5_callback::ERRSYN) (void)
```

Function to be called back when the ERRSYN interrupt event is triggered.

14.2.2.5 EXF2

```
void( * hsk_isr5_callback::EXF2) (void)
```

Function to be called back when the EXF2 interrupt event is triggered.

14.2.2.6 NDOV

```
void( * hsk_isr5_callback::NDOV) (void)
```

Function to be called back when the NDOV interrupt event is triggered.

14.2.2.7 TF2

```
void( * hsk_isr5_callback::TF2) (void)
```

Function to be called back when the TF2 interrupt event is triggered.

The documentation for this struct was generated from the following file:


• hsk_isr/hsk_isr.h

14.3 hsk_isr6_callback Struct Reference

Shared interrupt 6 routine.

```
#include <hsk_isr.h>
```

Collaboration diagram for hsk_isr6_callback:



Data Fields

void(* CANSRC1)(void)

Function to be called back when the CANSRC1 interrupt event is triggered.

void(* CANSRC2)(void)

Function to be called back when the CANSRC2 interrupt event is triggered.

void(* ADCSR0)(void)

Function to be called back when the ADCSR0 interrupt event is triggered.

void(* ADCSR1)(void)

Function to be called back when the ADCSR1 interrupt event is triggered.

14.3.1 Detailed Description

Shared interrupt 6 routine.

Activate the interrupt by setting EADC = 1.

This interrupt has the following sources:

- CANSRC1
- CANSRC2
- · ADCSR0
- · ADCSR1

14.3.2 Field Documentation

14.3.2.1 ADCSR0

```
void( * hsk_isr6_callback::ADCSR0) (void)
```

Function to be called back when the ADCSR0 interrupt event is triggered.

14.3.2.2 ADCSR1

```
void( * hsk_isr6_callback::ADCSR1) (void)
```

Function to be called back when the ADCSR1 interrupt event is triggered.

14.3.2.3 CANSRC1

```
void( * hsk_isr6_callback::CANSRC1) (void)
```

Function to be called back when the CANSRC1 interrupt event is triggered.

14.3.2.4 CANSRC2

```
void( * hsk_isr6_callback::CANSRC2) (void)
```

Function to be called back when the CANSRC2 interrupt event is triggered.

The documentation for this struct was generated from the following file:


• hsk_isr/hsk_isr.h

14.4 hsk_isr8_callback Struct Reference

Shared interrupt 8 routine.

```
#include <hsk_isr.h>
```

Collaboration diagram for hsk_isr8_callback:



Data Fields

void(* EXINT2)(void)

Function to be called back when the EXINT2 interrupt event is triggered.

void(* RI)(void)

Function to be called back when the RI interrupt event is triggered.

void(* TI)(void)

Function to be called back when the TI interrupt event is triggered.

void(* TF2)(void)

Function to be called back when the TF2 interrupt event is triggered.

void(* EXF2)(void)

Function to be called back when the EXF2 interrupt event is triggered.

void(* NDOV)(void)

Function to be called back when the NDOV interrupt event is triggered.

void(* EOC)(void)

Function to be called back when the EOC interrupt event is triggered.

void(* IRDY)(void)

Function to be called back when the IRDY interrupt event is triggered.

void(* IERR)(void)

Function to be called back when the IERR interrupt event is triggered.

14.4.1 Detailed Description

Shared interrupt 8 routine.

Activate the interrupt by setting EX2 = 1.

This interrupt has the following sources:

- External Interrupt 2 (EXINT2)
- UART1 (RI)
- UART1 (TI)
- Timer 21 Overflow (TF2)
- T21EX (EXF2)
- UART1 Fractional Divider (Normal Divider Overflow) (NDOV)
- CORDIC (EOC)
- MDU Result Ready (IRDY)
- MDU Error (IERR)

14.4.2 Field Documentation

14.4.2.1 EOC

```
void( * hsk_isr8_callback::EOC) (void)
```

Function to be called back when the EOC interrupt event is triggered.

14.4.2.2 EXF2

```
void( * hsk_isr8_callback::EXF2) (void)
```

Function to be called back when the EXF2 interrupt event is triggered.

14.4.2.3 EXINT2

```
void( * hsk_isr8_callback::EXINT2) (void)
```

Function to be called back when the EXINT2 interrupt event is triggered.

14.4.2.4 IERR

```
void( * hsk_isr8_callback::IERR) (void)
```

Function to be called back when the IERR interrupt event is triggered.

14.4.2.5 IRDY

```
void( * hsk_isr8_callback::IRDY) (void)
```

Function to be called back when the IRDY interrupt event is triggered.

14.4.2.6 NDOV

```
void( * hsk_isr8_callback::NDOV) (void)
```

Function to be called back when the NDOV interrupt event is triggered.

14.4.2.7 RI

```
void( * hsk_isr8_callback::RI) (void)
```

Function to be called back when the RI interrupt event is triggered.

14.4.2.8 TF2

```
void( * hsk_isr8_callback::TF2) (void)
```

Function to be called back when the TF2 interrupt event is triggered.

14.4.2.9 TI

```
void( * hsk_isr8_callback::TI) (void)
```

Function to be called back when the TI interrupt event is triggered.

The documentation for this struct was generated from the following file:


• hsk_isr/hsk_isr.h

14.5 hsk_isr9_callback Struct Reference

Shared interrupt 9 routine.

```
#include <hsk_isr.h>
```

Collaboration diagram for hsk_isr9_callback:



Data Fields

void(* EXINT3)(void)

Function to be called back when the EXINT3/T2CC0 interrupt event is triggered.

void(* EXINT4)(void)

Function to be called back when the EXINT4/T2CC1 interrupt event is triggered.

void(* EXINT5)(void)

Function to be called back when the EXINT5/T2CC2 interrupt event is triggered.

void(* EXINT6)(void)

Function to be called back when the EXINT6/T2CC3 interrupt event is triggered.

void(* CANSRC3)(void)

Function to be called back when the CANSRC3 interrupt event is triggered.

14.5.1 Detailed Description

Shared interrupt 9 routine.

Activate the interrupt by setting EXM = 1.

This interrupt has the following sources:

- EXINT3/T2CC0
- EXINT4/T2CC1
- EXINT5/T2CC2
- EXINT6/T2CC3
- CANSRC2

14.5.2 Field Documentation

14.5.2.1 CANSRC3

```
void( * hsk_isr9_callback::CANSRC3) (void)
```

Function to be called back when the CANSRC3 interrupt event is triggered.

14.5.2.2 EXINT3

```
void( * hsk_isr9_callback::EXINT3) (void)
```

Function to be called back when the EXINT3/T2CC0 interrupt event is triggered.

14.5.2.3 EXINT4

```
void( * hsk_isr9_callback::EXINT4) (void)
```

Function to be called back when the EXINT4/T2CC1 interrupt event is triggered.

14.5.2.4 EXINT5

```
void( * hsk_isr9_callback::EXINT5) (void)
```

Function to be called back when the EXINT5/T2CC2 interrupt event is triggered.

14.5.2.5 EXINT6

```
void( * hsk_isr9_callback::EXINT6) (void)
```

Function to be called back when the EXINT6/T2CC3 interrupt event is triggered.

The documentation for this struct was generated from the following file:

• hsk_isr/hsk_isr.h


Chapter 15

File Documentation

15.1 config.h File Reference

Configuration for the Infineon XC800 Starter Kit.

This graph shows which files directly or indirectly include this file:



Macros

• #define CLK 800000UL

The external oscilator clock frequency.

• #define CAN0_BAUD 1000000

The CAN0 baud rate in bits/s.

• #define CAN1_BAUD 1000000

The CAN1 baud rate in bits/s.

• #define CAN0_IO CAN0_IO_P10_P11

The CAN0 IO pin configuration RX P1.0 TX P1.1.

• #define CAN1_IO CAN1_IO_P14_P13

The CAN1 IO pin configuration RX P1.4 TX P1.3.

80 File Documentation

15.1.1 Detailed Description

Configuration for the Infineon XC800 Starter Kit.

Author

kami

15.1.2 Macro Definition Documentation

15.1.2.1 CAN0_BAUD

#define CANO_BAUD 1000000

The CAN0 baud rate in bits/s.

15.1.2.2 CAN0_IO

#define CAN0_IO CAN0_IO_P10_P11

The CAN0 IO pin configuration RX P1.0 TX P1.1.

15.1.2.3 CAN1_BAUD

#define CAN1_BAUD 1000000

The CAN1 baud rate in bits/s.

15.1.2.4 CAN1_IO

#define CAN1_IO CAN1_IO_P14_P13

The CAN1 IO pin configuration RX P1.4 TX P1.3.

15.1.2.5 CLK


#define CLK 800000UL

The external oscilator clock frequency.


15.2 hsk_adc/hsk_adc.h File Reference

HSK Analog Digital Conversion headers.

#include "../hsk_isr/hsk_isr.isr"
Include dependency graph for hsk_adc.h:



This graph shows which files directly or indirectly include this file:



Macros

• #define ADC_RESOLUTION_10 0

10 bit ADC resolution.

#define ADC_RESOLUTION_8 1

8 bit ADC resultion.

• #define hsk_adc_open hsk_adc_open10

Backwards compatibility hack.

• #define hsk_adc_warmup hsk_adc_warmup10

Backwards compatibility hack.

Typedefs

• typedef ubyte hsk_adc_channel

Typedef for ADC channel ids.

82 File Documentation

Functions

void hsk adc init (ubyte resolution, uword convTime)

Initialize the AD conversion.

void hsk_adc_enable (void)

Turns on ADC conversion, if previously deactivated.

void hsk_adc_disable (void)

Turns off ADC conversion unit to converse power.

• void hsk_adc_open10 (const hsk_adc_channel channel, uword *const target)

Open the given ADC channel in 10 bit mode.

void hsk_adc_open8 (const hsk_adc_channel channel, ubyte *const target)

Open the given ADC channel in 8 bit mode.

void hsk adc close (const hsk adc channel channel)

Close the given ADC channel.

bool hsk adc service (void)

A maintenance function that takes care of keeping AD conversions going.

bool hsk_adc_request (const hsk_adc_channel channel)

Requests an ADC for a specific channel.

void hsk_adc_warmup10 (void)

Warm up 10 bit AD conversion.

15.2.1 Detailed Description

HSK Analog Digital Conversion headers.

This library provides access to all 8 ADC channels. Each channel can be provided with a pointer. Every completed conversion is written to the address provided by the pointer. The target memory can be protected for read access by msking the interrupts with EADC.

The conversion time can be freely configured in a wide range. Even short conversion times like 5µs yield good precission.

In order to keep the conversion going a service function hsk_adc_service() has to be called on a regular basis. This prevents locking up of the CPU due to an overload of interrupts, the ADC module can provide a new conversion result every 30 clock cycles.

Making the hsk_adc_service() call only as often as needed reduces the drain on the analogue input and reduces flickering.

Alternatively hsk_adc_request() can be used to request single just in time conversions.

Author

kami

15.2.2 Macro Definition Documentation

15.2.2.1 ADC_RESOLUTION_10

#define ADC_RESOLUTION_10 0

10 bit ADC resolution.

```
15.2.2.2 ADC_RESOLUTION_8
```

```
#define ADC_RESOLUTION_8 1
```

8 bit ADC resultion.

15.2.2.3 hsk_adc_open

```
#define hsk_adc_open hsk_adc_open10
```

Backwards compatibility hack.

Deprecated Use hsk_adc_open10() or hsk_adc_open8() as appropriate

```
15.2.2.4 hsk_adc_warmup
```

```
#define hsk_adc_warmup hsk_adc_warmup10
```

Backwards compatibility hack.

Deprecated Use hsk_adc_warmup10()

15.2.3 Typedef Documentation

15.2.3.1 hsk_adc_channel

```
typedef ubyte hsk_adc_channel
```

Typedef for ADC channel ids.

15.2.4 Function Documentation

```
15.2.4.1 hsk_adc_close()
```

Close the given ADC channel.

Stopp ADC if no more channels were left.

Parameters

| channel | The channel id |
|---------|----------------|
|---------|----------------|

84 File Documentation

15.2.4.2 hsk_adc_disable()

Turns off ADC conversion unit to converse power.

```
15.2.4.3 hsk_adc_enable()
```

Turns on ADC conversion, if previously deactivated.

```
15.2.4.4 hsk_adc_init()
```

Initialize the AD conversion.

The shortest possible conversion time is 1.25µs, the longest is 714.75µs. The given value will be rounded down.

There is a 4 entry queue, for starting conversions, so it suffices to average the interval below convTime.

All already open channels will be closed upon calling this function.

Parameters

| resolution The conversion resolution, any of ADC_RESOLUTION_* | |
|---|-----------------------------------|
| convTime | The desired conversion time in µs |

15.2.4.5 hsk_adc_open10()

Open the given ADC channel in 10 bit mode.

Parameters

| channel | The channel id |
|---------|---|
| target | A pointer where to store conversion results |

15.2.4.6 hsk_adc_open8()

Open the given ADC channel in 8 bit mode.

Parameters

| channel | The channel id |
|---------|---|
| target | A pointer where to store conversion results |

15.2.4.7 hsk_adc_request()

Requests an ADC for a specific channel.

This function is an alternative to hsk_adc_service(). Make requests in time before the updated value is required.

This function uses the same queue as hsk_adc_service(), if the queue is full it fails silently.

Parameters

| channel The channel id | channel | The channel id |
|------------------------|---------|----------------|
|------------------------|---------|----------------|

Return values

| 0 | The queue is full |
|---|--|
| 1 | A conversion request has been added to the queue |

15.2.4.8 hsk_adc_service()

A maintenance function that takes care of keeping AD conversions going.

This has to be called repeatedly.

There is a queue of up to 4 conversion jobs. One call of this function only adds one job to the queue.

Return values

| 0 | No conversion request had been queued, either the queue is full or no channels have been configured |
|---|---|
| 1 | A conversion request has been added to the queue |

86 File Documentation

15.2.4.9 hsk_adc_warmup10()

Warm up 10 bit AD conversion.

I.e. make sure all conversion targets have been initialized with a conversion result. This is a blocking function only intended for single use during the boot procedure.

This function will not terminate unless interrupts are enabled.


Note

This function only works in 10 bit mode, because in 8 bit mode it is impossible to initialize targets with an invalid value.


15.3 hsk_boot/hsk_boot.h File Reference

HSK Boot headers.

```
#include "../hsk_isr/hsk_isr.isr"
Include dependency graph for hsk_boot.h:
```



This graph shows which files directly or indirectly include this file:



Functions

void hsk_boot_extClock (const ulong clk)
 Switches to an external oscilator.

15.3.1 Detailed Description

HSK Boot headers.

This file contains the prototypes to put the μ C into working condition.

Currently implemented:

hsk_boot_extClock() Activates external clock input and sets up the PLL, this is important when communicating
with other devices, the internal clock is not sufficiently precise

Linking this library also automatically causes the following boot actions:

- · Deactivate all internal pullup devices
- · Activate XDATA access
- · Set the PDATA page to the first XDATA block

Author

kami

15.3.2 Function Documentation

15.3.2.1 hsk_boot_extClock()

```
void hsk_boot_extClock ( {\tt const\ ulong\ } clk\ )
```

Switches to an external oscilator.

This function requires xdata access.

The implemented process is named: "Select the External Oscillator as PLL input source"

The following is described in more detail in chapter 7.3 of the XC878 User Manual.

The XC878 can either use an internal 4MHz oscilator (default) or an external oscilator from 2 to 20MHz, normally referred to as FOSC. A phase-locked loop (PLL) converts it to a faster internal speed FSYS, 144MHz by default.

This implementation is currently limited to oscilators from 2MHz to 20MHz in 1MHz intervals.

The oscilator frequency is vital for external communication (e.g. CAN) and timer/counter speeds.

This implementation switches to an external clock ensuring that the PLL generates a 144MHz FSYS clock. The CLKREL divisor set to 6 generates the fast clock (FCLK) that runs at 48MHz. The remaining clocks, i.e. peripheral (PCLK), CPU (SCLK, CCLK), have a fixed divisor by 2, so they run at 24MHz.

After setting up the PLL, this function will register an ISR, that will attempt to reactivate the external oscillator in a PLL loss-of-clock event.

88 File Documentation


Parameters

clk The frequency of the external oscilator in Hz.

15.4 hsk_can/hsk_can.h File Reference

HSK Controller Area Network headers.

This graph shows which files directly or indirectly include this file:



Macros

• #define CAN_ERROR 0xff

Value returned by functions in case of an error.

• #define CANO 0

CAN node 0.

• #define CAN1 1

CAN node 1.

• #define CAN0_IO_P10_P11 0

CAN node 0 IO RX on P1.0, TX on P1.1.

#define CAN0_IO_P16_P17 1

CAN node 0 IO RX on P1.6, TX on P1.7.

• #define CAN0_IO_P34_P35 2

CAN node 0 IO RX on P3.4, TX on P3.5.

• #define CAN0_IO_P40_P41 3

CAN node 0 IO RX on P4.0, TX on P4.1.

#define CAN1_IO_P01_P02 4

CAN node 1 IO RX on P0.1, TX on P0.2.

• #define CAN1_IO_P14_P13 5

CAN node 1 IO RX on P1.4, TX on P1.3.

#define CAN1_IO_P32_P33 6

CAN node 1 IO RX on P3.2, TX on P3.3.

• #define CAN ENDIAN INTEL 0

Little endian signal encoding.

#define CAN_ENDIAN_MOTOROLA 1

Big endian signal encoding.

#define CAN_STATUS_LEC 0

The Last Error Code field provides the error triggered by the last message on the bus.

#define CAN STATUS TXOK 1

Message Transmitted Successfully.

#define CAN_STATUS_RXOK 2

Message Received Successfully.

#define CAN STATUS ALERT 3

Alert Warning.

#define CAN_STATUS_EWRN 4

Error Warning Status.

#define CAN_STATUS_BOFF 5

Bus-off Status.

Typedefs

• typedef ubyte hsk_can_node

CAN node identifiers.

typedef ubyte hsk_can_msg

CAN message object identifiers.

· typedef ubyte hsk_can_fifo

CAN message FIFO identifiers.

Functions

void hsk_can_init (const ubyte pins, const ulong baud)

Setup CAN communication with the desired baud rate.

void hsk_can_enable (const hsk_can_node node)

Go live on the CAN bus.

void hsk_can_disable (const hsk_can_node node)

Disable a CAN node.

• ubyte hsk_can_status (const hsk_can_node node, const ubyte field)

Returns a status field of a CAN node.

• hsk_can_msg hsk_can_msg_create (const ulong id, const bool extended, const ubyte dlc)

Creates a new CAN message.

• ubyte hsk_can_msg_connect (const hsk_can_msg msg, const hsk_can_node node)

Connect a message object to a CAN node.

ubyte hsk_can_msg_disconnect (const hsk_can_msg msg)

Disconnect a CAN message object from its CAN node.

ubyte hsk_can_msg_delete (const hsk_can_msg msg)

Delete a CAN message object.

void hsk_can_msg_getData (const hsk_can_msg msg, ubyte *const msgdata)

Gets the current data in the CAN message.

void hsk_can_msg_setData (const hsk_can_msg msg, const ubyte *const msgdata)

Sets the current data in the CAN message.

void hsk_can_msg_send (const hsk_can_msg msg)

Request transmission of a message.

• bool hsk_can_msg_sent (const hsk_can_msg msg)

Return whether the message was successfully sent between this and the previous call of this method.

void hsk_can_msg_receive (const hsk_can_msg msg)

Return the message into RX mode after sending a message.

bool hsk_can_msg_updated (const hsk_can_msg msg)

Return whether the message was updated via CAN bus between this call and the previous call of this method.

hsk_can_fifo hsk_can_fifo_create (ubyte size)

Creates a message FIFO.

void hsk_can_fifo_setupRx (hsk_can_fifo fifo, const ulong id, const bool extended, const ubyte dlc)

Set the FIFO up for receiving messages.

void hsk_can_fifo_setRxMask (const hsk_can_fifo fifo, ulong msk)

Changes the ID matching mask of an RX FIFO.

ubyte hsk_can_fifo_connect (const hsk_can_fifo fifo, const hsk_can_node node)

Connect a FIFO to a CAN node.

ubyte hsk_can_fifo_disconnect (const hsk_can_fifo fifo)

Disconnect a FIFO from its CAN node.

ubyte hsk_can_fifo_delete (const hsk_can_fifo fifo)

Delete a FIFO.

· void hsk can fifo next (const hsk can fifo fifo)

Select the next FIFO entry.

· ulong hsk can fifo getId (const hsk can fifo fifo)

Returns the CAN ID of the selected FIFO entry.

bool hsk_can_fifo_updated (const hsk_can_fifo fifo)

Return whether the currently selected FIFO entry was updated via CAN bus between this call and the previous call of this method.

• void hsk_can_fifo_getData (const hsk_can_fifo fifo, ubyte *const msgdata)

Gets the data from the currently selected FIFO entry.

void hsk_can_data_setSignal (ubyte *const msg, const bool motorola, const bool sign, const ubyte bitPos, const char bitCount, const ulong value)

Sets a signal value in a data field.

 ulong hsk_can_data_getSignal (const ubyte *const msg, const bool motorola, const bool sign, const ubyte bitPos, const char bitCount)

Get a signal value from a data field.

15.4.1 Detailed Description

HSK Controller Area Network headers.

This file contains the function prototypes to initialize and engage in CAN communication over the builtin CAN nodes 0 and 1.

Author

kami

15.4.2 CAN Message/Signal Tuples

The recommended way to use messages and signals is not to specify them inline, but to provide defines with a set of parameters.

These tupples should follow the following pattern:

The symbols have the following meaning:

- MSGNAME: The name of the message in capitals, e.g. AFB_CHANNELS
- id: The CAN id of the message, e.g. 0x403
- extended: Whether the CAN ID is extended or not, e.g. 0 for a regular ID
- dlc: The data length count of the message, e.g. 3
- · SIGNAME: The name of the signal in capitals, e.g. AFB CHANNELO CURRENT
- · motorola: Whether the signal is in big endian (Motorola) format
- · signed: Whether the signal is signed
- bitPos: The starting bit of the signal, e.g. 0
- bitCount: The length of the signal in bits, e.g. 10

Tuples using the specified format can directly be used as parameters for several functions in the library.

15.4.3 CAN Node Management

There are 7 port pairs available for CAN communication, check the CANn_IO_* defines. Four for the node CAN0 and three for CAN1.

15.4.4 Message Object Management

The MultiCAN module offers up to 32 message objects. New messages are set up for receiving messages. Message object can be switched from RX to TX mode and back with the hsk_can_msg_send() and hsk_can_msg_receive() functions.

15.4.5 FIFOs

FIFOs are the weapon of choice when dealing with large numbers of individual messages or when receving multiplexed data. In most use cases only the latest version of a message is relevant and FIFOs are not required. But messages containing multiplexed signals may contain critical signals that would be overwritten by a message with the same ID, but a different multiplexor.

If more message IDs than available message objects are used to send and/or receive data, there is no choice but to use a FIFO.

Currently only RX FIFOs are supported.

A FIFO can act as a buffer the CAN module can store message data in until it can be dealt with. The following example illustrates how to read from a FIFO:

```
if (hsk_can_fifo_updated(fifo0)) {
    hsk_can_fifo_getData(fifo0, data0);
    hsk_can_fifo_next(fifo0);
    select = hsk_can_data_getSignal(data0, SIG_MULTIPLEXOR);
    [...]
}
```

When using a mask to accept several messages checking the ID becomes necessary:

FIFOs draw from the same message object pool regular message objects do.

15.4.6 Message Data

The hsk_can_data_setSignal() and hsk_can_data_getSignal() functions allow writing and reading signals across byte boundaries to and from a buffer.

For big endian signals the bit position of the most significant bit must be supplied (highest bit in the first byte). For little endian signals the least significant bit must be supplied (lowest bit in the first byte).

This conforms to the way signal positions are stored in Vector CANdb++ DBC files.

15.4.7 Macro Definition Documentation

15.4.7.1 CAN0

#define CANO 0

CAN node 0.

15.4.7.2 CAN0_IO_P10_P11 #define CAN0_IO_P10_P11 0 CAN node 0 IO RX on P1.0, TX on P1.1. 15.4.7.3 CAN0_IO_P16_P17 #define CAN0_IO_P16_P17 1 CAN node 0 IO RX on P1.6, TX on P1.7. 15.4.7.4 CAN0_IO_P34_P35 #define CAN0_IO_P34_P35 2 CAN node 0 IO RX on P3.4, TX on P3.5. 15.4.7.5 CAN0_IO_P40_P41 #define CANO_IO_P40_P41 3 CAN node 0 IO RX on P4.0, TX on P4.1. 15.4.7.6 CAN1 #define CAN1 1 CAN node 1. 15.4.7.7 CAN1_IO_P01_P02 #define CAN1_IO_P01_P02 4 CAN node 1 IO RX on P0.1, TX on P0.2. 15.4.7.8 CAN1_IO_P14_P13 #define CAN1_IO_P14_P13 5 CAN node 1 IO RX on P1.4, TX on P1.3. 15.4.7.9 CAN1_IO_P32_P33

Generated by Doxygen

#define CAN1_IO_P32_P33 6

CAN node 1 IO RX on P3.2, TX on P3.3.

15.4.7.10 CAN_ENDIAN_INTEL

```
#define CAN_ENDIAN_INTEL 0
```

Little endian signal encoding.

Deprecated In favour of shorter and cleaner code the hsk_can_data_getSignal() and hsk_can_data_setSignal() functions were switched to using boolean (motorola positive) logic

15.4.7.11 CAN_ENDIAN_MOTOROLA

```
#define CAN_ENDIAN_MOTOROLA 1
```

Big endian signal encoding.

Deprecated In favour of shorter and cleaner code the hsk_can_data_getSignal() and hsk_can_data_setSignal() functions were switched to using boolean (motorola positive) logic

15.4.7.12 CAN_ERROR

```
#define CAN_ERROR 0xff
```

Value returned by functions in case of an error.

15.4.8 Typedef Documentation

```
15.4.8.1 hsk_can_fifo
```

```
typedef ubyte hsk_can_fifo
```

CAN message FIFO identifiers.

```
15.4.8.2 hsk_can_msg
```

```
typedef ubyte hsk_can_msg
```

CAN message object identifiers.

15.4.8.3 hsk_can_node

```
typedef ubyte hsk_can_node
```

CAN node identifiers.

15.4.9 Function Documentation

15.4.9.1 hsk_can_data_getSignal()

Get a signal value from a data field.

Parameters

| msg | The message data field to read from | |
|----------|---|--|
| motorola | Indicates big endian (Motorola) encoding | |
| sign | Indicates whether the value has a signed type | |
| bitPos | The bit position of the signal | |
| bitCount | The length of the signal | |

Returns

The signal from the data field msg

15.4.9.2 hsk_can_data_setSignal()

```
void hsk_can_data_setSignal (
    ubyte *const msg,
    const bool motorola,
    const bool sign,
    const ubyte bitPos,
    const char bitCount,
    const ulong value )
```

Sets a signal value in a data field.

Parameters

| msg | The message data field to write into |
|----------|---|
| motorola | Indicates big endian (Motorola) encoding |
| sign | Indicates whether the value has a signed type |
| bitPos | The bit position of the signal |
| bitCount | The length of the signal |
| value | The signal value to write into the data field |

15.4.9.3 hsk_can_disable()

Disable a CAN node.

This completely shuts down a CAN node, cutting it off from the internal clock, to reduce energy consumption.

| node | The CAN node to disable |
|------|-------------------------|

15.4.9.4 hsk_can_enable()

Go live on the CAN bus.

To be called when everything is set up.

Parameters

| node | The CAN node to enable |
|------|------------------------|
|------|------------------------|

15.4.9.5 hsk_can_fifo_connect()

Connect a FIFO to a CAN node.

Parameters

| fifo | The identifier of the FIFO |
|------|----------------------------|
| node | The CAN node to connect to |

Return values

| CAN_ERROR | The given FIFO is not valid |
|-----------|-----------------------------|
| 0 | Success |

15.4.9.6 hsk_can_fifo_create()

Creates a message FIFO.

FIFOs can be used to ensure that multiplexed signals are not lost.

For receiving multiplexed signals it is recommended to use a FIFO as large as the number of multiplexed messages that might occur in a single burst.

If the multiplexor is large, e.g. 8 bits, it's obviously not possible to carve a 256 messages FIFO out of 32 message objects. Make an educated guess and hope that the signal provider is not hostile.

If the number of available message objects is at least one, but less than the requested length this function succeeds, but the FIFO is only created as long as possible.

Parameters

| size | The desired FIFO size |
|------|-----------------------|
|------|-----------------------|

Return values

| CAN_ERROR | Creating the FIFO failed |
|-----------|--------------------------|
| [0;32[| The created FIFO id |

15.4.9.7 hsk_can_fifo_delete()

Delete a FIFO.

Parameters

Return values

| CAN_ERROR | The given FIFO is not valid |
|-----------|-----------------------------|
| 0 | Success |

15.4.9.8 hsk_can_fifo_disconnect()

Disconnect a FIFO from its CAN node.

This takes the FIFO out of active communication, without deleting it.

Parameters

| ſ | fifo | The identifier of the FIFO |
|---|------|----------------------------|

Return values

| CAN_ERROR | The given FIFO is not valid |
|-----------|-----------------------------|
| 0 | Success |

15.4.9.9 hsk_can_fifo_getData()

```
void hsk_can_fifo_getData (
```

```
const hsk_can_fifo fifo,
ubyte *const msgdata )
```

Gets the data from the currently selected FIFO entry.

This writes DLC bytes from the FIFO entry into msgdata.

Parameters

| fifo | The identifier of the FIFO |
|---------|--|
| msgdata | The character array to store the message data in |

15.4.9.10 hsk_can_fifo_getId()

Returns the CAN ID of the selected FIFO entry.

Parameters

| fifo The ID of the F |
|----------------------|
|----------------------|

Returns

The ID of the currently selected message object

15.4.9.11 hsk_can_fifo_next()

Select the next FIFO entry.

The hsk_can_fifo_updated() and hsk_can_fifo_getData() functions always refer to a certain message within the FIFO. This function selects the next entry.

Parameters

```
fifo The ID of the FIFO to select the next entry from
```

15.4.9.12 hsk_can_fifo_setRxMask()

Changes the ID matching mask of an RX FIFO.

Every RX FIFO is setup to receive only on complete ID matches. This function allows updating the mask.

To generate a mask from a list of IDs use the following formula:

$$msk = \sim (id_0|id_1|...|id_n)|(id_0\&id_1\&...\&id_n)$$

Precondition

```
hsk_can_fifo_setupRx()
```

Parameters

| fifo | The FIFO to change the RX mask for |
|------|------------------------------------|
| msk | The bit mask to set for the FIFO |

15.4.9.13 hsk_can_fifo_setupRx()

Set the FIFO up for receiving messages.

Parameters

| fifo | The FIFO to setup | |
|----------|-------------------|--|
| id | The message ID. | |
| extended | | |
| dlc | | |

15.4.9.14 hsk_can_fifo_updated()

Return whether the currently selected FIFO entry was updated via CAN bus between this call and the previous call of this method.

It can be used to decide when to call hsk_can_fifo_getData() and hsk_can_fifo_next().

| | TI :: ::: ::: |
|------|-------------------------------------|
| tito | The identifier of the FIFO to check |
| | |

Return values

| 1 | The FIFO entry was updated since the last call of this function | |
|---|--|--|
| 0 | The FIFO entry has not been updated since the last call of this function | |

15.4.9.15 hsk_can_init()

Setup CAN communication with the desired baud rate.

The CAN node is chosen with the pin configuration.

The bus still needs to be enabled after being setup.

Parameters

| pins | Choose one of 7 CANn_IO_* configurations | |
|------|--|--|
| baud | The target baud rate to use | |

15.4.9.16 hsk_can_msg_connect()

Connect a message object to a CAN node.

Parameters

| msg | The identifier of the message object |
|------|--------------------------------------|
| node | The CAN node to connect to |

Return values

| CAN_ERROR | The given message is not valid |
|-----------|--------------------------------|
| 0 | Success |

15.4.9.17 hsk_can_msg_create()

Creates a new CAN message.

Note that only up to 32 messages can exist at any given time.

Extended messages have 29 bit IDs and non-extended 11 bit IDs.

Parameters

| id The message ID. | | |
|--------------------|--|--|
| extended | Set this to 1 for an extended CAN message. | |
| dlc | The data length code, # of bytes in the message, valid values range from 0 to 8. | |

Return values

| CAN_ERROR | Creating the message failed |
|-----------|-----------------------------|
| [0;32[| A message identifier |

15.4.9.18 hsk_can_msg_delete()

Delete a CAN message object.

Parameters

| ſ | msg | The identifier of the message object |
|---|-----|--------------------------------------|
| ı | msg | The identifier of the message object |

Return values

| CAN_ERROR | The given message is not valid |
|-----------|--------------------------------|
| 0 | Success |

15.4.9.19 hsk_can_msg_disconnect()

Disconnect a CAN message object from its CAN node.

This takes a CAN message out of active communication, without deleting it.

| msg | The identifier of the message object |
|-----|--------------------------------------|

Return values

| CAN_ERROR | The given message is not valid |
|-----------|--------------------------------|
| 0 | Success |

15.4.9.20 hsk_can_msg_getData()

Gets the current data in the CAN message.

This writes DLC bytes from the CAN message object into msgdata.

Parameters

| msg | The identifier of the message object |
|---------|--|
| msgdata | The character array to store the message data in |

15.4.9.21 hsk_can_msg_receive()

Return the message into RX mode after sending a message.

After sending a message the messages with the same ID from other bus participants are ignored. This restores the original setting to receive messages.

Parameters

| | msg | The identifier of the message to receive |
|--|-----|--|
|--|-----|--|

15.4.9.22 hsk_can_msg_send()

Request transmission of a message.

| msg | The identifier of the message to send |
|-----|---------------------------------------|
|-----|---------------------------------------|

15.4.9.23 hsk_can_msg_sent()

Return whether the message was successfully sent between this and the previous call of this method.

Parameters

| msg | The identifier of the message to check |
|-----|--|
|-----|--|

Return values

| 1 The mes | | The message was sent since the last call of this function |
|-----------|---|--|
| | 0 | The message has not been sent since the last call of this function |

15.4.9.24 hsk_can_msg_setData()

Sets the current data in the CAN message.

This writes DLC bytes from msgdata to the CAN message object.

Parameters

| msg | The identifier of the message object |
|---------|--|
| msgdata | The character array to get the message data from |

15.4.9.25 hsk_can_msg_updated()

Return whether the message was updated via CAN bus between this call and the previous call of this method.

An update does not entail a change of message data. It just means the message was received on the CAN bus.

This is useful for cyclic message occurance checks.

| msg | The identifier of the message to check |
|-----|--|

Return values

| 1 The message was updated since the last call of this function | | The message was updated since the last call of this function | |
|--|---|---|---|
| | 0 | The message has not been updated since the last call of this function | 1 |

15.4.9.26 hsk_can_status()

Returns a status field of a CAN node.

Parameters

| node | The CAN node to return the status of |
|-------|--------------------------------------|
| field | The status field to select |

Returns

The status field state

See also

CAN Node Status Fields

15.5 hsk_ex/hsk_ex.h File Reference

HSK External Interrupt Routing headers.

Macros

• #define EX EXINT0 0

External interrupt channel EXINTO.

• #define EX_EXINT1 1

External interrupt channel EXINT1.

• #define EX_EXINT2 2

External interrupt channel EXINT2.

• #define EX_EXINT3 3

External interrupt channel EXINT3.

• #define EX_EXINT4 4

External interrupt channel EXINT4.

• #define EX_EXINT5 5

External interrupt channel EXINT5.

• #define EX EXINT6 6

External interrupt channel EXINT6.

• #define EX_EDGE_RISING 0

Trigger interrupt on rising edge. #define EX_EDGE_FALLING 1 Trigger interrupt on falling edge. • #define EX EDGE BOTH 2 Trigger interrupt on both edges. #define EX EXINTO P05 0 External interrupt EXINT0 input port P0.5. #define EX EXINT3 P11 1 External interrupt EXINT3 input port P1.1. #define EX_EXINT0_P14 2 External interrupt EXINT0 input port P1.4. #define EX_EXINT5_P15 3 External interrupt EXINT5 input port P1.5. • #define EX_EXINT6_P16 4 External interrupt EXINT6 input port P1.6. • #define EX EXINT3 P30 5 External interrupt EXINT3 input port P3.0. • #define EX EXINT4 P32 6 External interrupt EXINT4 input port P3.2. #define EX EXINT5 P33 7 External interrupt EXINT5 input port P3.3. #define EX_EXINT6_P34 8 External interrupt EXINT6 input port P3.4. #define EX_EXINT4_P37 9 External interrupt EXINT4 input port P3.7. • #define EX_EXINT3_P40 10 External interrupt EXINT3 input port P4.0. #define EX_EXINT4_P41 11 External interrupt EXINT4 input port P4.1. • #define EX EXINT6 P42 12 External interrupt EXINT6 input port P4.2. #define EX EXINT5 P44 13 External interrupt EXINT5 input port P4.4. • #define EX EXINT6 P45 14 External interrupt EXINT6 input port P4.5. #define EX_EXINT1_P50 15 External interrupt EXINT1 input port P5.0. • #define EX_EXINT2_P51 16 External interrupt EXINT2 input port P5.1. #define EX EXINT5 P52 17 External interrupt EXINT5 input port P5.2. • #define EX EXINT1 P53 18 External interrupt EXINT1 input port P5.3. #define EX EXINT2 P54 19 External interrupt EXINT2 input port P5.4. • #define EX_EXINT3_P55 20 External interrupt EXINT3 input port P5.5. #define EX_EXINT4_P56 21

External interrupt EXINT4 input port P5.6.

External interrupt EXINT6 input port P5.7.

• #define EX_EXINT6_P57 22

Typedefs

• typedef ubyte hsk_ex_channel

Typedef for externel interrupt channels.

• typedef ubyte hsk_ex_port

Typedef for externel interrupt ports.

Functions

void hsk_ex_channel_enable (const hsk_ex_channel channel, const ubyte edge, const void(*const call-back)(void))

Enable an external interrupt channel.

• void hsk_ex_channel_disable (const hsk_ex_channel channel)

Disables an external interrupt channel.

void hsk_ex_port_open (const hsk_ex_port port)

Opens an input port for an external interrupt.

void hsk_ex_port_close (const hsk_ex_port port)

Disconnects an input port from an external interrupt.

15.5.1 Detailed Description

HSK External Interrupt Routing headers.

This file offers functions to activate external interrupts and connect them to the available input pins.

Author

kami

15.5.2 Typedef Documentation

```
15.5.2.1 hsk_ex_channel
```

```
typedef ubyte hsk_ex_channel
```

Typedef for externel interrupt channels.

```
15.5.2.2 hsk_ex_port
```

```
typedef ubyte hsk_ex_port
```

Typedef for externel interrupt ports.

15.5.3 Function Documentation

15.5.3.1 hsk_ex_channel_disable()

Disables an external interrupt channel.

Parameters

| channel The channel to disable, one of External Interrupt Channels |
|--|
|--|

15.5.3.2 hsk_ex_channel_enable()

Enable an external interrupt channel.

It is good practice to enable a port for the channel first, because port changes on an active interrupt may cause an undesired interrupt.

The callback function can be set to 0 if a change of the function is not desired. For channels EXINT0 and EXINT1 the callback is ignored, implement interrupts 0 and 2 instead.

Parameters

| channel | The channel to activate, one of External Interrupt Channels | |
|----------|---|--|
| edge | The triggering edge, one of External Interrupt Triggers | |
| callback | The callback function for an interrupt event | |

15.5.3.3 hsk_ex_port_close()

Disconnects an input port from an external interrupt.

Parameters

| port | The port to close, one of External Interrupt Input Ports |
|------|--|

15.5.3.4 hsk_ex_port_open()


Opens an input port for an external interrupt.

| port | The port to open, one of External Interrupt Input Ports |
|------|---|
| port | The port to open, one of External Interrupt Input Ports |

15.6 hsk_filter/hsk_filter.h File Reference

HSK Filter generator.

```
#include <Infineon/XC878.h>
#include <string.h>
Include dependency graph for hsk_filter.h:
```



Macros

- #define FILTER_FACTORY(prefix, valueType, sumType, sizeType, size)
 Generates a filter.
- #define FILTER_GROUP_FACTORY(prefix, filters, valueType, sumType, sizeType, size)

 Generates a group of filters.

15.6.1 Detailed Description

HSK Filter generator.

This file offers preprocessor macros to filter analogue values, by calculating the average of a set of a given length.

The buffer for the filter is stored in xdata memory.

Author

kami

15.6.2 Macro Definition Documentation

15.6.2.1 FILTER_FACTORY

Generates a filter.

The filter can be accessed with:

- void <prefix>_init(void)
 - Initializes the filter with 0
- <valueType> <prefix>_update(const <valueType> value)
 - Update the filter and return the current average

Parameters

| prefix | A prefix for the generated internals and functions |
|-----------|---|
| valueType | The data type of the stored values |
| sumType | A data type that can contain the sum of all buffered values |
| sizeType | A data type that can hold the length of the buffer |
| size | The length of the buffer |

15.6.2.2 FILTER_GROUP_FACTORY

Generates a group of filters.

The filters can be accessed with:

- void <prefix>_init(void)
 - Initializes all filters with 0
- $\bullet <\!\! \mathsf{valueType} \!\! > \!\! <\!\! \mathsf{prefix} \!\! > \!\! _\mathsf{update}(\mathsf{const\ ubyte\ filter}, \, \mathsf{const} <\!\! \mathsf{valueType} \!\! > \!\! \mathsf{value})$
 - Update the given filter and return the current average


Parameters

| prefix | A prefix for the generated internals and functions |
|-----------|---|
| filters | The number of filters |
| valueType | The data type of the stored values |
| sumType | A data type that can contain the sum of all buffered values |
| sizeType | A data type that can hold the length of the buffer |
| size | The length of the buffer |


15.7 hsk_flash/hsk_flash.h File Reference

HSK Flash Facility headers.

#include "../hsk_isr/hsk_isr.isr"
Include dependency graph for hsk_flash.h:



This graph shows which files directly or indirectly include this file:



Macros

• #define XC878_16FF

Ensure that a flash memory layout is defined.

#define FLASH_STRUCT_FACTORY(members)

Used to create a struct that can be used with the hsk_flash_init() function.

• #define FLASH_PWR_FIRST 0

Returned by hsk_flash_init() when the μC boots for the first time.

• #define FLASH_PWR_RESET 1

Returned by hsk_flash_init()) after booting from a reset without power loss.

• #define FLASH_PWR_ON 2

Returned by hsk_flash_init() during power on, if valid data was recovered from the D-Flash.

Functions

• ubyte hsk_flash_init (void *const ptr, const uword size, const ubyte version)

Recovers a struct from a previous session and sets everything up for storage of changes.

bool hsk_flash_write (void)

Writes the current data to the D-Flash.

15.7.1 Detailed Description

HSK Flash Facility headers.

This file contains function prototypes to menage information that survives a reset and allow storage within the D-Flash.

It provides the FLASH_STRUCT_FACTORY to create a struct with data that can be stored with hsk_flash_write() and recovered with hsk_flash_init().

The D-Flash is used as a ring buffer, this distributes writes over the entire flash to gain the maximum achievable lifetime. The lifetime expectancy depends on your usage scenario and the size of the struct.

Refer to section 3.3 table 20 and table 21 of the XC87x data sheet for D-Flash life times.

Complete coverage of the D-Flash counts as a single D-Flash cycle. Thus the formula for the expected number of write calls is:

$$writes = \lfloor 4096/size of(struct) \rfloor * expected cycles$$

- expectedcycles
 - The expected number of possible write cycles depending on the usage scenario in table 20
- sizeof(struct)
 - The number of bytes the struct covers
- floor()
 - Round down to the next smaller integer

E.g. to store 20 bytes of configuration data, the struct factory adds 2 bytes overhead to be able to check the consistency of written data, so sizeof(struct) = 22. Expecting that most of the μ C use is within the first year, table 20 suggests that expectedcycles = 100000. In that case the expected number of possible hsk_flash_write() calls is 18.6 million.

Author

kami

15.7.2 Byte Order

C51 stores multiple byte variables in big endian order, whereas the DPTR register, several SFRs and SDCC use little endian.

If the data struct contains multibyte members such as int/uword or long/ulong, this can lead to data corruption, when switching compilers.

Both the checksum and identifier are single byte values and thus will still match after a compiler switch, causing multibyte values to be restored from the flash with the wrong byte order.

A byte order change can be detected with a byte order word in the struct. A BOW initialized with 0x1234 would read 0x3412 after a an order change.

The suggested solution is to only create struct members with byte wise access. E.g. a ulong member may be defined in the following way:

```
ubyte ulongMember[sizeof(ulong)];
```

The value can be set like this:

```
myStruct.ulongMember[0] = ulongValue;
myStruct.ulongMember[1] = ulongValue >> 8;
myStruct.ulongMember[2] = ulongValue >> 16;
myStruct.ulongMember[3] = ulongValue >> 24;
```

Reading works similarly:

```
ulongValue = (ubyte)myStruct.ulongMember[0];
ulongValue |= (uword)myStruct.ulongMember[1] << 8;
ulongValue |= (ulong)myStruct.ulongMember[2] << 16;
ulongValue |= (ulong)myStruct.ulongMember[3] << 24;</pre>
```

Another alternative is to use a single ubyte[] array and store/read all data with the hsk_can_data_setSignal()/hsk—can_data_getSignal() functions. Due to the bit addressing of CAN message data the maximum length of such an array would be 32 bytes (256bits).

An advantage would be that less memory is required, because data no longer needs to be byte aligned.

15.7.3 Macro Definition Documentation

15.7.3.1 FLASH_PWR_FIRST

```
#define FLASH_PWR_FIRST 0
```

Returned by hsk_flash_init() when the μC boots for the first time.

This statements holds true as far as can be told. I.e. a first boot is diagnosed when all attempts to recover data have failed.

Two scenarios may cause this:

- · No valid data has yet been written to the D-Flash
- · The latest flash data is corrupted, may happen in case of power down during write

15.7.3.2 FLASH_PWR_ON

```
#define FLASH_PWR_ON 2
```

Returned by hsk_flash_init() during power on, if valid data was recovered from the D-Flash.

A power on is detected when two criteria are met:

- Data could not be recovered from xdata memory
- · Valid data was recovered from the D-Flash

15.7.3.3 FLASH_PWR_RESET

```
#define FLASH_PWR_RESET 1
```

Returned by hsk flash init() after booting from a reset without power loss.

The typical mark of a reset is that xdata memory still holds data from the previous session. If such data is found it will just be picked up.

For performance reasons access to the struct is not guarded, which means that there can be no protection against data corruption, such as might be caused by a software bug like an overflow.

15.7.3.4 FLASH_STRUCT_FACTORY

Value:

Used to create a struct that can be used with the hsk_flash_init() function.

The hsk_flash_init() function expects certain fields to exist, in the struct, which are used to ensure the consistency of data in the flash.

The following example shows how to create a struct named storableData:

15.7.3.5 XC878_16FF

```
#define XC878_16FF
```

Ensure that a flash memory layout is defined.

Either XC878 16FF (64k flash) or XC878 13FF(52k flash) are supported. XC878 16FF is the default.

15.7.4 Function Documentation

15.7.4.1 hsk_flash_init()

Recovers a struct from a previous session and sets everything up for storage of changes.

There are two modes of recovery. After a fresh boot the data can be recovered from flash, if previously stored there. After a simple reset the data can still be found in XRAM and recovery can be sped up.

If recovery fails entirely all members of the struct will be set to 0.

Parameters

| version | version Version number of the persisted data structure, used to prevent initilization with incompatible data | |
|---------|--|--|
| ptr | A pointer to the xdata struct/array to persist | |
| size | The size of the data structure to persist | |

Return values

| FLASH_PWR_FIRST | No valid data was recovered |
|-----------------|---|
| FLASH_PWR_RESET | Continue operation after a reset |
| FLASH_PWR_ON | Data restore from the D-Flash succeeded |

15.7.4.2 hsk_flash_write()

Writes the current data to the D-Flash.

Ongoing writes are interrupted. Ongoing deletes are interrupted unless there is insufficient space left to write the data.


Return values

| 1 | The D-Flash write is on the way | |
|---|---|--|
| 0 | Not enough free D-Flash space to write, try again later | |


15.8 hsk_icm7228/hsk_icm7228.h File Reference

HSK ICM7228 8-Digit LED Display Decoder Driver generator.

#include <string.h>
Include dependency graph for hsk_icm7228.h:



This graph shows which files directly or indirectly include this file:



Macros

• #define ICM7228_FACTORY(prefix, regData, regMode, bitMode, regWrite, bitWrite)

Generate an ICM7228 driver instance.

Functions

- void hsk_icm7228_writeString (ubyte *const buffer, char const *str, ubyte pos, ubyte len)

 Convert an ASCII string to 7 segment encoding and store it in an xdata buffer.
- void hsk_icm7228_writeDec (ubyte *const buffer, uword value, char power, ubyte const pos, ubyte len)

 Write a 7 segment encoded, right aligned decimal number into an xdata buffer.
- void hsk_icm7228_writeHex (ubyte *const buffer, uword value, char power, ubyte const pos, ubyte len)

 Write a 7 segment encoded, right aligned hexadecimal number into an xdata buffer.
- void hsk_icm7228_illuminate (ubyte *const buffer, ubyte segments, ubyte pos, ubyte len) Illumante the given number of segments.

15.8.1 Detailed Description

HSK ICM7228 8-Digit LED Display Decoder Driver generator.

This file is a code generating facility, that offers preprocessor macros that produce code for the Intersil ICM7228 display decoder.

Generating code in this fashion avoids the hard coding of I/O registers and bits and even allows the use of multiple ICM7228 ICs.

See also

```
Intersil ICM7228 Data Sheet: ICM7228.pdf
```

Author

kami

15.8.2 Macro Definition Documentation

15.8.2.1 ICM7228_FACTORY

Generate an ICM7228 driver instance.

This creates functions to use a connect ICM7228 IC.

- void <prefix>_init(void)
 - Initialize the buffer and I/O register bits
- void <prefix>_refresh(void)
 - Commit buffered data to the 7 segment displays
- void <prefix>_writeString(char * str, ubyte pos, ubyte len)
 - Wrapper around hsk_icm7228_writeString()
- void <prefix>_writeDec(uword value, char power, ubyte pos, ubyte len)
 - Wrapper around hsk_icm7228_writeDec()
- void void
 - Wrapper around hsk_icm7228_writeHex()

Parameters

| prefix | A prefix for the names of generated functions |
|--|---|
| regData | The register that is connected to the data input |
| regMode | The register that is connected to the mode pin |
| bitMode The bit of the regMode register that is connected to the m | |
| regWrite | The register that is connected to the write pin |
| bitWrite | The bit of the regWrite register that is connected to the write pin |

15.8.3 Function Documentation

15.8.3.1 hsk_icm7228_illuminate()

Illumante the given number of segments.

Parameters

| buffer | The target buffer for the encoded string | |
|----------|---|--|
| segments | The number of segments to illuminate | |
| pos | The target position in the buffer | |
| len | The number of digits available to encode the number | |

15.8.3.2 hsk_icm7228_writeDec()

Write a 7 segment encoded, right aligned decimal number into an xdata buffer.

The power parameter controlls the placing of the '.' by 10 to the power. E.g. value = 12, power = -1 and len = 3 would result in the encoding of " 1.2". If power = 0, no dot is drawn. If the power is positive (typically 1), the resulting string would be filled with '0' characters. I.e. the previous example with power = 1 would result in an encoding of "012".

| buffer | The target buffer for the encoded string |
|-------------|---|
| value | The number to encode |
| power | The 10 base power of the number to encode |
| pos | The target position in the buffer |
| Generated b | v நிக்குயுmber of digits available to encode the number |

15.8.3.3 hsk_icm7228_writeHex()

Write a 7 segment encoded, right aligned hexadecimal number into an xdata buffer.

The power parameter controlls the placing of the '.' by 16 to the power. E.g. value = 0x1A, power = -1 and len = 3 would result in the encoding of "1.A". If power = 0, no dot is drawn. If the power is positive (typically 1), the resulting string would be filled with '0' characters. I.e. the previous example with power = 1 would result in an encoding of "01A".

Parameters

| buffer | The target buffer for the encoded string |
|--------|---|
| value | The number to encode |
| power | The 16 base power of the number to encode |
| pos | The target position in the buffer |
| len | The number of digits available to encode the number |

15.8.3.4 hsk_icm7228_writeString()

```
void hsk_icm7228_writeString (
          ubyte *const buffer,
          char const * str,
          ubyte pos,
          ubyte len )
```

Convert an ASCII string to 7 segment encoding and store it in an xdata buffer.

 $This \ function \ is \ usually \ invoked \ through \ the < prefix >_writeString() \ function \ created \ by \ ICM7228_FACTORY.$


The function will write into the buffer until it has been filled with len characters or it encounters a 0 character reading from str. If the character '.' is encountered it is merged with the previous character, unless that character is a '.' itself. Thus a single dot does not use additional buffer space. The 7 character string "foo ..." would result in 6 encoded bytes. Thus the proper len value for that string would be 6.

| buffer | The target buffer for the encoded string |
|--------|---|
| str | The buffer to read the ASCII string from |
| pos | The position in the buffer to write the encoded string to |
| len | The target length of the encoded string |

15.9 hsk_io/hsk_io.h File Reference

HSK I/O headers.

This graph shows which files directly or indirectly include this file:



Macros

• #define IO_PORT_IN_INIT(port, pins)

Initializes a set of port pins as inputs.

#define IO_PORT_ON_GND 0

Bit mask to set the logical 1 to GND level for all selected pins.

• #define IO_PORT_ON_HIGH 0xff

Bit mask to set the logical 1 to high level for all selected pins.

• #define IO_PORT_GET(port, pins, on)

Evaluates to a bit mask of logical pin states of a port.

• #define IO_PORT_STRENGTH_WEAK 0

Bit mask to set weak drive strength for all selected pins.

• #define IO_PORT_STRENGTH_STRONG 0xff

Bit mask to set strong drive strength for all selected pins.

#define IO_PORT_DRAIN_DISABLE 0

Bit mask to disable drain mode for all selected pins.

• #define IO_PORT_DRAIN_ENABLE 0xff

Bit mask to enable drain mode for all selected pins.

• #define IO_PORT_OUT_INIT(port, pins, strength, drain, on, set)

Initializes a set of port pins as outputs.

• #define IO_PORT_OUT_SET(port, pins, on, set)

Set a set of output port pins.

#define IO_PORT_PULL_DISABLE 0

Bit mask to disable pull up/down for all selected pins.

• #define IO_PORT_PULL_ENABLE 0xff

Bit mask to enable pull up/down for all selected pins.

• #define IO_PORT_PULL_DOWN 0

Bit mask to select pull down for all selected pins.

• #define IO PORT PULL UP 0xff

Bit mask to select pull up for all selected pins.

#define IO_PORT_PULL_INIT(port, pins, pull, dir)

Sets the pull-up/-down properties of port pins.

#define IO_VAR_SET(var, bits, on, set)

Set a set of variable bits.

• #define IO_VAR_GET(var, bits, on)

Evaluates to a bit mask of logical states of a variable.

15.9.1 Detailed Description

HSK I/O headers.

This file contains macro definitions to use and initialize I/O ports and variables bitwise.

All the macros take a port and a mask to select the affected pins. All operations are masked with the selected pins so it is safe to define 0xff (every bit 1) to activate a certain property.

Set and get macros take a bit field to define the value that represents the on or true state, so the logic code can always use a 1 for true/on.

The macros are grouped as:

- Input Port Access
- Output Port Access
- Variable Access

Author

kami

15.9.2 I/O Port Pull-Up/-Down Table


The device boots with all parallel ports configured as inputs. The following table lists the pins that come up with activated internal pull up:

| Port\Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|---|---|---|---|---|---|---|---|
| P0 | 1 | 1 | Х | х | Х | 1 | Х | Х |
| P1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| P3 | Х | 1 | Х | х | Х | Х | х | х |
| P4 | Х | х | Х | х | Х | 1 | х | х |
| P5 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

15.10 hsk_isr/hsk_isr.h File Reference

HSK Shared Interrupt Service Routine headers.

#include "hsk_isr.isr"
Include dependency graph for hsk_isr.h:



Data Structures

- struct hsk_isr5_callback
 - Shared interrupt 5 routine.
- struct hsk_isr6_callback
 - Shared interrupt 6 routine.
- struct hsk_isr8_callback
 - Shared interrupt 8 routine.
- struct hsk_isr9_callback
 - Shared interrupt 9 routine.
- struct hsk_isr14_callback

Shared non-maskable interrupt routine.

Variables

- volatile struct hsk_isr5_callback hsk_isr5
 Introduce callback function pointers for ISR 5.
- volatile struct hsk_isr6_callback hsk_isr6

Introduce callback function pointers for ISR 6.

- volatile struct hsk_isr8_callback hsk_isr8
 - Introduce callback function pointers for ISR 8.
- · volatile struct hsk isr9 callback hsk isr9

Introduce callback function pointers for ISR 9.

volatile struct hsk_isr14_callback hsk_isr14

Introduce callback function pointers for NMI ISR.

15.10.1 Detailed Description

HSK Shared Interrupt Service Routine headers.

This header is used by other libraries to use interrupts with multiple sources. A callback function can be provided for each available interrupt source.

Author

kami

15.10.2 SFR Pages

An ISR callback function cannot make assumptions about current SFR pages like the regular functions that can expect all pages to be set to 0.

Instead a callback function needs to set all pages and restore whatever page was in use previously.

The following table lists the store and restore selectors by context and must be obeyed to avoid memory corruption:

| Save | Restore | Context |
|------|---------|------------------------|
| SST0 | RST0 | ISRs |
| SST1 | RST1 | ISR callback functions |
| SST2 | RST2 | NMI ISR |
| SST3 | RST3 | NMI callback functions |

Every callback function is called with RMAP = 0. If the callback function changes RMAP it does not have to take care of restoring it. RMAP is always restored to its original state by the shared ISRs.

15.10.3 Register Banks

Interrupts are each a root node of their own call tree. This is why they must preserve all the working registers.

the pushing and popping of the 8 Rn registers for each interrupt call costs 64 CCLK cycles.

To avoid this overhead different register banks are used. Call trees, i.e. interrupts, can use the same register bank if they cannot interrupt each other. Each used register bank costs 8 bytes of regular data memory. To minimize this cost all interrupts must have the same priority.

The following table is used:

| Priority | ority Context | | |
|----------|-------------------|---|--|
| - | Regular code | 0 | |
| 0 | ISR, callback | 1 | |
| 1 | ISR, callback | - | |
| 2 | ISR, callback | - | |
| 3 | ISR, callback | - | |
| NMI | NMI ISR, callback | 2 | |

Assigning higher priority to an ISR will affect (as in break) the operation of all lower priority ISRs.

15.10.4 Variable Documentation

15.10.4.1 hsk_isr14

volatile struct hsk_isr14_callback hsk_isr14

Introduce callback function pointers for NMI ISR.

Functions called back from the NMI ISR should use SST3/RST3 instead of SST1/RST1, because they might interrupt other ISRs.

```
15.10.4.2 hsk_isr5
```

```
volatile struct hsk_isr5_callback hsk_isr5
```

Introduce callback function pointers for ISR 5.

15.10.4.3 hsk_isr6

```
volatile struct hsk_isr6_callback hsk_isr6
```

Introduce callback function pointers for ISR 6.

15.10.4.4 hsk_isr8

```
volatile struct hsk_isr8_callback hsk_isr8
```

Introduce callback function pointers for ISR 8.

15.10.4.5 hsk_isr9


```
volatile struct hsk_isr9_callback hsk_isr9
```

Introduce callback function pointers for ISR 9.


15.11 hsk_pwc/hsk_pwc.h File Reference

HSK Pulse Width Counter headers.

```
#include "../hsk_isr/hsk_isr.isr"
Include dependency graph for hsk_pwc.h:
```



This graph shows which files directly or indirectly include this file:



Macros

• #define PWC_CC0 0

Capture/Compare channel 0 on EXINT3.

• #define PWC_CC1 1

Capture/Compare channel 1 on EXINT4.

• #define PWC CC2 2

Capture/Compare channel 2 on EXINT5.

• #define PWC_CC3 3

Capture/Compare channel 3 on EXINT6.

• #define PWC CC0 P30 0

Capture/Compare channel 0 input port P3.0 configuration.

#define PWC_CC0_P40 1

Capture/Compare channel 0 input port P4.0 configuration.

#define PWC_CC0_P55 2

Capture/Compare channel 0 input port P5.5 configuration.

• #define PWC_CC1_P32 3

Capture/Compare channel 1 input port P3.2 configuration.

• #define PWC_CC1_P41 4

Capture/Compare channel 1 input port P4.1 configuration.

• #define PWC_CC1_P56 5

Capture/Compare channel 1 input port P5.6 configuration.

• #define PWC_CC2_P33 6

Capture/Compare channel 2 input port P3.3 configuration.

• #define PWC CC2 P44 7

Capture/Compare channel 4 input port P4.4 configuration.

• #define PWC_CC2_P52 8

Capture/Compare channel 2 input port P5.2 configuration.

• #define PWC CC3 P34 9

Capture/Compare channel 3 input port P3.4 configuration.

#define PWC_CC3_P45 10

Capture/Compare channel 3 input port P4.5 configuration.

• #define PWC CC3 P57 11

Capture/Compare channel 3 input port P5.7 configuration.

• #define PWC_EDGE_FALLING 0

Configuration selection to trigger pulse detection on falling edge. #define PWC_EDGE_RISING 1 Configuration selection to trigger pulse detection on rising edge. #define PWC EDGE BOTH 2 Configuration selection to trigger pulse detection on both edges. • #define PWC MODE EXT 1 Available capture modes, capture on external interrupt. #define PWC MODE SOFT 3 Available capture modes, capture on sofware event. • #define PWC_UNIT_SUM_RAW 0 Sum of buffered pulse widths in multiples of $1/48 * 10^{-6} s$. • #define PWC_UNIT_WIDTH_RAW 1 Average of buffered pulse widths in multiples of $1/48 * 10^{-6} s$. #define PWC UNIT WIDTH NS 2 Average of buffered pulse widths in multiples of $10^{-9}s$. #define PWC_UNIT_WIDTH_US 3 Average of buffered pulse widths in multiples of $10^{-6}s$. • #define PWC_UNIT_WIDTH_MS 4 Average of buffered pulse widths in multiples of $10^{-3}s$. #define PWC UNIT FREQ S 5 Average frequency of buffered pulses in multiples of 1/s. #define PWC UNIT FREQ M 6 Average frequency of buffered pulses in multiples of 1/m. #define PWC UNIT FREQ H 7 Average frequency of buffered pulses in multiples of 1/h. • #define PWC_UNIT_DUTYH_RAW 8 Latest high pulse in multiples of $1/48 * 10^{-6} s$. • #define PWC_UNIT_DUTYH_NS 9 Latest high pulse in multiples of $1 * 10^{-9} s$. #define PWC_UNIT_DUTYH_US 10 Latest high pulse in multiples of $1 * 10^{-6} s$. • #define PWC UNIT DUTYH MS 11 Latest high pulse in multiples of $1 * 10^{-3} s$. #define PWC_UNIT_DUTYL_RAW 12 Latest low pulse in multiples of $1/48 * 10^{-6} s$. #define PWC_UNIT_DUTYL_NS 13 Latest low pulse in multiples of $1 * 10^{-9} s$. #define PWC UNIT DUTYL US 14 Latest low pulse in multiples of $1 * 10^{-6} s$. #define PWC_UNIT_DUTYL_MS 15 Latest low pulse in multiples of $1 * 10^{-3} s$.

Typedefs

typedef ubyte hsk_pwc_channel
 Typedef for PWC channel IDs.

typedef ubyte hsk_pwc_port

Typedef for PWC input port.

Functions

void hsk pwc init (ulong window)

This function initializes the T2CCU Capture/Compare Unit for capture mode.

void hsk pwc channel open (const hsk pwc channel channel, ubyte averageOver)

Configures a PWC channel without an input port.

void hsk_pwc_port_open (const hsk_pwc_port port, ubyte averageOver)

Opens an input port and the connected channel.

void hsk_pwc_channel_close (const hsk_pwc_channel channel)

Close a PWC channel.

void hsk_pwc_channel_edgeMode (const hsk_pwc_channel channel, const ubyte edgeMode)

Select the edge that is used to detect a pulse.

void hsk_pwc_channel_captureMode (const hsk_pwc_channel channel, const ubyte captureMode)

Allows switching between external and soft trigger.

void hsk_pwc_channel_trigger (const hsk_pwc_channel channel)

Triggers a channel in soft trigger mode.

void hsk pwc enable (void)

Enables T2CCU module if disabled.

void hsk_pwc_disable (void)

Turns off the T2CCU clock to preserve power.

ulong hsk_pwc_channel_getValue (const hsk_pwc_channel channel, const ubyte unit)

Returns a measure of the values in a channel buffer.

15.11.1 Detailed Description

HSK Pulse Width Counter headers.

This library uses the T2CCU to measure pulse width on the external interrupt pins.

Every caputre channel blocks an external interrupt. Opening a channel will block this interrupt and change its configuration.

Pulse with measurement has a window time that is configured with hsk_pwc_init()) and defines the time frame within which pulses can be detected.

If no pulse occurs during the window, the channel buffer is invalidated and the hsk_pwc_channel_getValue() function will returns invalid (0) until the buffer is repopulated with valid measurements.

In order to guarantee the detection of invalid channels, the hsk_pwc_channel_getValue() function has to be called at least once every 256 window times.

Author

kami

15.11.2 Macro Definition Documentation

15.11.2.1 PWC_CC0

#define PWC_CC0 0

Capture/Compare channel 0 on EXINT3.

```
15.11.2.2 PWC_CC0_P30
```

```
#define PWC_CC0_P30 0
```

Capture/Compare channel 0 input port P3.0 configuration.

15.11.2.3 PWC_CC0_P40

```
#define PWC_CC0_P40 1
```

Capture/Compare channel 0 input port P4.0 configuration.

15.11.2.4 PWC_CC0_P55

```
#define PWC_CC0_P55 2
```

Capture/Compare channel 0 input port P5.5 configuration.

15.11.2.5 PWC_CC1

```
#define PWC_CC1 1
```

Capture/Compare channel 1 on EXINT4.

15.11.2.6 PWC_CC1_P32

```
#define PWC_CC1_P32 3
```

Capture/Compare channel 1 input port P3.2 configuration.

15.11.2.7 PWC_CC1_P41

```
#define PWC_CC1_P41 4
```

Capture/Compare channel 1 input port P4.1 configuration.

15.11.2.8 PWC_CC1_P56

```
#define PWC_CC1_P56 5
```

Capture/Compare channel 1 input port P5.6 configuration.

15.11.2.9 PWC_CC2

#define PWC_CC2 2

Capture/Compare channel 2 on EXINT5.

Generated by Doxygen

```
15.11.2.10 PWC_CC2_P33
```

```
#define PWC_CC2_P33 6
```

Capture/Compare channel 2 input port P3.3 configuration.

```
15.11.2.11 PWC_CC2_P44
```

```
#define PWC_CC2_P44 7
```

Capture/Compare channel 4 input port P4.4 configuration.

```
15.11.2.12 PWC_CC2_P52
```

```
#define PWC_CC2_P52 8
```

Capture/Compare channel 2 input port P5.2 configuration.

15.11.2.13 PWC_CC3

```
#define PWC_CC3 3
```

Capture/Compare channel 3 on EXINT6.

15.11.2.14 PWC_CC3_P34

```
#define PWC_CC3_P34 9
```

Capture/Compare channel 3 input port P3.4 configuration.

15.11.2.15 PWC_CC3_P45

```
#define PWC_CC3_P45 10
```

Capture/Compare channel 3 input port P4.5 configuration.

15.11.2.16 PWC_CC3_P57

```
#define PWC_CC3_P57 11
```

Capture/Compare channel 3 input port P5.7 configuration.

15.11.2.17 PWC_EDGE_BOTH

```
#define PWC_EDGE_BOTH 2
```

Configuration selection to trigger pulse detection on both edges.

15.11.2.18 PWC_EDGE_FALLING

```
#define PWC_EDGE_FALLING 0
```

Configuration selection to trigger pulse detection on falling edge.

15.11.2.19 PWC_EDGE_RISING

```
#define PWC_EDGE_RISING 1
```

Configuration selection to trigger pulse detection on rising edge.

15.11.2.20 PWC_MODE_EXT

```
#define PWC_MODE_EXT 1
```

Available capture modes, capture on external interrupt.

15.11.2.21 PWC_MODE_SOFT

```
#define PWC_MODE_SOFT 3
```

Available capture modes, capture on sofware event.

15.11.3 Typedef Documentation

15.11.3.1 hsk_pwc_channel

```
typedef ubyte hsk_pwc_channel
```

Typedef for PWC channel IDs.

15.11.3.2 hsk_pwc_port

```
typedef ubyte hsk_pwc_port
```

Typedef for PWC input port.

15.11.4 Function Documentation

15.11.4.1 hsk_pwc_channel_captureMode()

Allows switching between external and soft trigger.

This does not reconfigure the input ports. Available modes are specified in the PWC_MODE_* defines. $PWC_M \leftarrow ODE_EXT$ is the default.

Parameters

| channel | The channel to configure. |
|-------------|---------------------------------|
| captureMode | The mode to set the channel to. |

15.11.4.2 hsk_pwc_channel_close()

Close a PWC channel.

Parameters

| channel | The channel to close. |
|---------|-----------------------|
|---------|-----------------------|

15.11.4.3 hsk_pwc_channel_edgeMode()

Select the edge that is used to detect a pulse.

Available edges are specified in the PWC_EDGE_* defines.

Parameters

| channel | The channel to configure the edge for. |
|----------|--|
| edgeMode | The selected edge detection mode. |

15.11.4.4 hsk_pwc_channel_getValue()

Returns a measure of the values in a channel buffer.

It also takes care of invalidating channels that haven't been captured for too long.

The value is returned in a requested unit, the units defined as PWC_UNIT_* are available.

Parameters

| channel | The channel to return the buffer sum of |
|---------|--|
| unit | 'The unit to return the channel value in |

Return values

| >0 | The channel value in the requested unit |
|----|---|
| 0 | Invalid channel, measurement timed out |

15.11.4.5 hsk_pwc_channel_open()

Configures a PWC channel without an input port.

The channel is set up for software triggering (PWC_MODE_SOFT), and triggering on both edges (PWC_EDGE_← BOTH).

Parameters

| channel | The PWC channel to open |] |
|-------------|--|---|
| averageOver | The number of pulse values to average over when returning a value or speed. The value must | 1 |
| | be between 1 and 8. | |

15.11.4.6 hsk_pwc_channel_trigger()

Triggers a channel in soft trigger mode.

Parameters

| channel The channel to trigger. |
|---------------------------------|
|---------------------------------|

15.11.4.7 hsk_pwc_disable()

Turns off the T2CCU clock to preserve power.

15.11.4.8 hsk_pwc_enable()

Enables T2CCU module if disabled.

15.11.4.9 hsk_pwc_init()

```
void hsk_pwc_init (
          ulong window )
```

This function initializes the T2CCU Capture/Compare Unit for capture mode.

The capturing is based on the CCT timer. Timer T2 is not used and thus can be useed without interference.

The window time is the time frame within which pulses should be detected. A smaller time frame results in higher precission, but detection of longer pulses will fail.

Window times vary between \sim 1ms ($(2^{16}-1)/(48*10^6)$) and \sim 5592ms ($(2^{16}-1)*2^{12}/(48*10^6)$). The shortest window time delivers \sim 20ns and the longest time \sim 85 μ s precision.

The real window time is on a logarithmic scale (base 2), the init function will select the lowest scale that guarantees the required window time. I.e. the highest precision possible with the desired window time, which is at least 2^{15} for all windows below or equal 5592ms.

Parameters

| window | The time in ms to detect a pulse. |
|--------|-----------------------------------|
|--------|-----------------------------------|

15.11.4.10 hsk_pwc_port_open()

Opens an input port and the connected channel.

The available configurations are available from the PWC_CCn_* defines.


Parameters

| port | The input port to open |
|-------------|--|
| averageOver | The number of pulse values to average over when returning a value or speed. The value must |
| | be between 1 and CHAN_BUF_SIZE |

15.12 hsk_pwm/hsk_pwm.h File Reference

HSK Pulse Width Modulation headers.

This graph shows which files directly or indirectly include this file:



Macros

• #define PWM_60 0

PWM channel 60, Timer T12 driven.

• #define PWM_61 1

PWM channel 61, Timer T12 driven.

• #define PWM_62 2

PWM channel 62, Timer T12 driven.

• #define PWM_63 3

PWM channel 63, Timer T13 driven.

• #define PWM CC60 0

IO channel configuration for PWM_60.

#define PWM_COUT60 1

Output channel configuration for PWM_60.

• #define PWM_CC61 2

IO channel configuration for PWM_61.

• #define PWM_COUT61 3

Output channel configuration for PWM_61.

• #define PWM_CC62 4

IO channel configuration for PWM_62.

• #define PWM_COUT62 5

Output channel configuration for PWM_62,.

• #define PWM_COUT63 6

Output channel configuration for PWM_63.

• #define PWM_OUT_60_P30 0

PWM_60 output configuration for P3.0 through PWM_CC60.

#define PWM_OUT_60_P31 1

PWM_60 output configuration for P3.1 through PWM_COUT60.

• #define PWM OUT 60 P40 2

PWM_60 output configuration for P4.0 through PWM_CC60.

• #define PWM_OUT_60_P41 3

PWM_60 output configuration for P4.1 through PWM_COUT60.

• #define PWM OUT 61 P00 4

PWM_61 output configuration for P0.0 through PWM_CC61.

• #define PWM_OUT_61_P01 5

PWM_61 output configuration for P0.1 through PWM_COUT61.

#define PWM_OUT_61_P31 6

PWM_61 output configuration for P3.1 through PWM_CC61.

#define PWM OUT 61 P32 7

PWM_61 output configuration for P3.2 through PWM_CC61.

#define PWM_OUT_61_P33 8

PWM_61 output configuration for P3.3 through PWM_COUT61.

• #define PWM OUT 61 P44 9

PWM_61 output configuration for P4.4 through PWM_CC61.

#define PWM_OUT_61_P45 10

PWM 61 output configuration for P4.5 through PWM COUT61.

#define PWM OUT 62 P04 11

PWM_62 output configuration for P0.4 through PWM_CC62.

#define PWM_OUT_62_P05 12

PWM 62 output configuration for P0.5 through PWM COUT62.

#define PWM_OUT_62_P34 13

PWM_62 output configuration for P3.4 through PWM_CC62.

• #define PWM OUT 62 P35 14

PWM_62 output configuration for P3.5 through PWM_COUT62.

• #define PWM OUT 62 P46 15

PWM_62 output configuration for P4.6 through PWM_CC62.

• #define PWM OUT 62 P47 16

PWM_62 output configuration for P4.7 through PWM_COUT62.

• #define PWM OUT 63 P03 17

PWM_63 output configuration for P0.3 through PWM_COUT63.

#define PWM_OUT_63_P37 18

PWM_63 output configuration for P3.7 through PWM_COUT63.

• #define PWM OUT 63 P43 19

PWM_63 output configuration for P4.3 through PWM_COUT63.

Typedefs

· typedef ubyte hsk pwm channel

Type definition for PWM channels.

· typedef ubyte hsk_pwm_outChannel

Type definition for output channels.

typedef ubyte hsk_pwm_port

Type definition for ports.

Functions

void hsk_pwm_init (const hsk_pwm_channel channel, const ulong freq)

Sets up the the CCU6 timer frequencies that control the PWM cycle.

· void hsk pwm port open (const hsk pwm port port)

Set up a PWM output port.

void hsk_pwm_port_close (const hsk_pwm_port port)

Close a PWM output port.

• void hsk_pwm_channel_set (const hsk_pwm_channel channel, const uword max, const uword value)

Set the duty cycle for the given channel.

void hsk_pwm_outChannel_dir (hsk_pwm_outChannel channel, const bool up)

Set the direction of an output channel.

void hsk_pwm_enable (void)

Turns on the CCU6.

void hsk_pwm_disable (void)

Deactivates the CCU6 to reduce power consumption.

15.12.1 Detailed Description

HSK Pulse Width Modulation headers.

This file provides function prototypes to perform Timer T12 and T13 based PWM with CCU6.

The CCU6 offers the following PWM channels:

- PWM_60
- PWM_61
- PWM 62
- PWM 63

Each PWM channel is connected to two IO channels for output:

- PWM_CCx
- PWM COUTx

The distinction between PWM and IO channels is important to understand the side effects of some operations.

Refer to the PWM_OUT_x_* defines to know which channel can be connected to which output pins.

The functions are implemented under the assumption, that the use of the timers T12 and T13 as well of the CCU6 is exclusive to this library.

The safe boot order for pwm output is the following:

- hsk_pwm_init()
- hsk_pwm_enable()
- hsk_pwm_port_open()

Author

kami

15.12.2 Macro Definition Documentation

15.12.2.1 PWM_60

#define PWM_60 0

PWM channel 60, Timer T12 driven.

```
15.12.2.2 PWM_61
#define PWM_61 1
PWM channel 61, Timer T12 driven.
15.12.2.3 PWM_62
#define PWM_62 2
PWM channel 62, Timer T12 driven.
15.12.2.4 PWM_63
#define PWM_63 3
PWM channel 63, Timer T13 driven.
15.12.2.5 PWM_CC60
#define PWM_CC60 0
IO channel configuration for PWM_60.
15.12.2.6 PWM_CC61
#define PWM_CC61 2
IO channel configuration for PWM_61.
15.12.2.7 PWM_CC62
#define PWM_CC62 4
IO channel configuration for PWM_62.
15.12.2.8 PWM_COUT60
#define PWM_COUT60 1
Output channel configuration for PWM_60.
15.12.2.9 PWM_COUT61
#define PWM_COUT61 3
```

Output channel configuration for PWM_61.

15.12.2.10 PWM_COUT62

#define PWM_COUT62 5

Output channel configuration for PWM_62,.

15.12.2.11 PWM_COUT63

#define PWM_COUT63 6

Output channel configuration for PWM_63.

15.12.2.12 PWM_OUT_60_P30

#define PWM_OUT_60_P30 0

PWM_60 output configuration for P3.0 through PWM_CC60.

15.12.2.13 PWM_OUT_60_P31

#define PWM_OUT_60_P31 1

PWM_60 output configuration for P3.1 through PWM_COUT60.

15.12.2.14 PWM_OUT_60_P40

#define PWM_OUT_60_P40 2

PWM_60 output configuration for P4.0 through PWM_CC60.

15.12.2.15 PWM_OUT_60_P41

#define PWM_OUT_60_P41 3

PWM 60 output configuration for P4.1 through PWM COUT60.

15.12.2.16 PWM_OUT_61_P00

#define PWM_OUT_61_P00 4

PWM_61 output configuration for P0.0 through PWM_CC61.

15.12.2.17 PWM_OUT_61_P01

#define PWM_OUT_61_P01 5

PWM_61 output configuration for P0.1 through PWM_COUT61.

Generated by Doxygen

15.12.2.18 PWM_OUT_61_P31

#define PWM_OUT_61_P31 6

PWM_61 output configuration for P3.1 through PWM_CC61.

15.12.2.19 PWM_OUT_61_P32

#define PWM_OUT_61_P32 7

PWM_61 output configuration for P3.2 through PWM_CC61.

15.12.2.20 PWM_OUT_61_P33

#define PWM_OUT_61_P33 8

PWM_61 output configuration for P3.3 through PWM_COUT61.

15.12.2.21 PWM_OUT_61_P44

#define PWM_OUT_61_P44 9

PWM_61 output configuration for P4.4 through PWM_CC61.

15.12.2.22 PWM_OUT_61_P45

#define PWM_OUT_61_P45 10

PWM_61 output configuration for P4.5 through PWM_COUT61.

15.12.2.23 PWM_OUT_62_P04

#define PWM_OUT_62_P04 11

PWM 62 output configuration for P0.4 through PWM CC62.

15.12.2.24 PWM_OUT_62_P05

#define PWM_OUT_62_P05 12

PWM_62 output configuration for P0.5 through PWM_COUT62.

15.12.2.25 PWM_OUT_62_P34

#define PWM_OUT_62_P34 13

PWM_62 output configuration for P3.4 through PWM_CC62.

15.12.2.26 PWM_OUT_62_P35

#define PWM_OUT_62_P35 14

PWM_62 output configuration for P3.5 through PWM_COUT62.

15.12.2.27 PWM_OUT_62_P46

#define PWM_OUT_62_P46 15

PWM 62 output configuration for P4.6 through PWM CC62.

15.12.2.28 PWM_OUT_62_P47

#define PWM_OUT_62_P47 16

PWM_62 output configuration for P4.7 through PWM_COUT62.

15.12.2.29 PWM_OUT_63_P03

#define PWM_OUT_63_P03 17

PWM_63 output configuration for P0.3 through PWM_COUT63.

15.12.2.30 PWM_OUT_63_P37

#define PWM_OUT_63_P37 18

PWM_63 output configuration for P3.7 through PWM_COUT63.

15.12.2.31 PWM_OUT_63_P43

#define PWM_OUT_63_P43 19

PWM_63 output configuration for P4.3 through PWM_COUT63.

15.12.3 Typedef Documentation

15.12.3.1 hsk_pwm_channel

typedef ubyte hsk_pwm_channel

Type definition for PWM channels.

Generated by Doxygen

15.12.3.2 hsk_pwm_outChannel

```
typedef ubyte hsk_pwm_outChannel
```

Type definition for output channels.

15.12.3.3 hsk_pwm_port

```
typedef ubyte hsk_pwm_port
```

Type definition for ports.

15.12.4 Function Documentation

15.12.4.1 hsk_pwm_channel_set()

Set the duty cycle for the given channel.

I.e. the active time frame slice of period can be set with max and value.

To set the duty cycle in percent specify a max of 100 and values from 0 to 100.

Parameters

| channel | The PWM channel to set the duty cycle for, check the PWM_6x defines |
|---------|---|
| max | Defines the scope value can move in |
| value | The current duty cycle value |

15.12.4.2 hsk_pwm_disable()

```
void hsk_pwm_disable (
     void )
```

Deactivates the CCU6 to reduce power consumption.

15.12.4.3 hsk_pwm_enable()

```
void hsk_pwm_enable (
     void )
```

Turns on the CCU6.

Deactivates the power disable mode and sets the T12 and T13 Timer Run bits.

Precondition

All hsk pwm init() calls have to be completed to call this

15.12.4.4 hsk_pwm_init()

Sets up the the CCU6 timer frequencies that control the PWM cycle.

The channels PWM_60, PWM_61 and PWM_62 share the timer T12, thus initializing one of them, initializes them all. The channel PWM_63 has exclusive use of the timer T13 and can thus be used with its own operating frequency.

Frequencies up to \sim 732.4Hz are always between 15 and 16 bits precision.

Frequencies above 48kHz offer less than 1/1000 precision. From there it is a linear function, i.e. 480kHz still offer 1/100 precision.

The freq value 0 will result in \sim 0.02Hz ($48000000/2^{31}$).

The following formula results in the freq value that yields exactly the desired precision, this is useful to avoid precision loss by rounding:

$$freq(precision) = 480000000 * precision$$

E.g. 10 bit precision: $freq(1/2^{10}) = 468750$

Parameters

| channel | The channel to change the frequency for |
|---------|---|
| freq | The desired PWM cycle frequency in units of 0.1Hz |

15.12.4.5 hsk_pwm_outChannel_dir()

Set the direction of an output channel.

The channel value can be taken from any of the PWM CCx/PWM COUTx defines.

Parameters

| channel | The IO channel to set the direction bit for |
|---------|---|
| ир | Set 1 to output a 1 during the cycle set with hsk_pwm_channel_set(), set 0 to output a 0 during the |
| | cycle set with hsk_pwm_channel_set() |

15.12.4.6 hsk_pwm_port_close()

Close a PWM output port.

This configures the necessary port direction bits.

The port can be any one of the PWM_OUT_x_* defines.

Parameters

| port | The output port to deactivate |
|------|-------------------------------|
|------|-------------------------------|

15.12.4.7 hsk_pwm_port_open()

Set up a PWM output port.

This configures the necessary port direction bits and activates the corresponding output channels.

The port can be any one of the PWM_OUT_x_* defines.

Precondition

This function should only be called after hsk_pwm_enable(), otherwise the output port will be driven (1) until PWM is enabled


Parameters

| port The output port to activate | port | The output port to activate |
|------------------------------------|------|-----------------------------|
|------------------------------------|------|-----------------------------|

15.13 hsk_ssc/hsk_ssc.h File Reference

HSK Synchronous Serial Interface headers.

```
#include "hsk_ssc.isr"
Include dependency graph for hsk_ssc.h:
```



Macros

```
• #define SSC MRST P05 1
     Master mode RX, slave mode TX port P0.5.
• #define SSC MRST P14 0
     Master mode RX, slave mode TX port P1.4.
• #define SSC_MRST_P15 2
     Master mode RX, slave mode TX port P1.5.

    #define SSC_MTSR_P04 (1 << 2)</li>

     Master mode TX, slave mode RX port P0.4.

    #define SSC_MTSR_P13 (0 << 2)</li>

     Master mode TX, slave mode RX port P1.3.

    #define SSC_MTSR_P14 (2 << 2)</li>

     Master mode TX, slave mode RX port P1.4.

    #define SSC_SCLK_P03 (1 << 4)</li>

     Synchronous clock port P0.3.

    #define SSC_SCLK_P12 (0 << 4)</li>

     Synchronous clock port P1.2.

    #define SSC_SCLK_P13 (2 << 4)</li>

     Synchronous clock port P1.3.
• #define SSC MASTER 1
     Master mode, output shift clock on SCLK.
• #define SSC_SLAVE 0
     Slave mode, receive shift clock on SCLK.

    #define SSC BAUD(bps) (uword)(12000000ul / (bps) - 1)

      Converts a baud rate value in bits/s into a baud rate value for the hsk_ssc_init() function.
• #define SSC_CONF(width, heading, phase, polarity, duplex) (((width) - 1) | ((heading) << 4) | ((phase) <<
  5) \mid ((polarity) << 6) \mid ((duplex) << 7))
      Generates an SSC configuration byte.
• #define hsk_ssc_busy() ESSC
     Returns whether the SSC is currently busy with data transmission.
```

Functions

void hsk_ssc_init (const uword baud, const ubyte config, const bool mode)

The maximum baud rate in master mode is 12000000 bits/s, and 6000000 bits/s in slave mode.

void hsk_ssc_ports (const ubyte ports)

Configure the I/O ports of the SSC unit.

void hsk_ssc_talk (char *buffer, ubyte len)

Send and receive data.

void hsk_ssc_enable ()

Turn the SSC module on.

• void hsk_ssc_disable ()

Turn the SSC module off.

15.13.1 Detailed Description

HSK Synchronous Serial Interface headers.

General purpose serial communication, setup in the following order:

- hsk ssc init()
- hsk_ssc_ports()
- hsk_ssc_enable()

Communication is established by the hsk_ssc_talk() function. Use hsk_ssc_busy() to detect whether a buffer was completely read and written.

Author

kami

15.13.2 Half Duplex Operation

For half duplex operation TX and RX pins need to be short circuited.

The TX pin is set up in open drain mode, i.e. an external pull-up resistor is required.

The TX pin needs to be manually configured before calling hsk_ssc_talk() in order to speak or listen on the bus. To listen the TX pin needs to be configured as an input pin, to speak on the bus as an output pin. For efficiency reasons this is not handled by this library (it would result in lots of runtime logic for what should be a single instruction).

Instead it is recommended to define macros in a central header. E.g. for the port configuration SSC_MRST_P05 in slave mode the following code would work:

Syntactically it can be used like a regular function:

```
SSC_TX();
hsk_ssc_talk(buffer, sizeof(buffer) - 1);
```

15.13.3 Macro Definition Documentation

```
15.13.3.1 hsk_ssc_busy
```

```
#define hsk_ssc_busy( ) ESSC
```

Returns whether the SSC is currently busy with data transmission.

15.13.3.2 SSC_BAUD

Converts a baud rate value in bits/s into a baud rate value for the hsk_ssc_init() function.

The distance between adjustable baud rates grows exponentially. Available baud rates in kBit progress like this:

```
\{12000, 6000, 4000, 3000, 2400, 2000, \ldots\}
```

Use the following formula to determine the baud rate that results from a desired value:

$$realBps(bps) = \frac{12000000}{\left\lfloor \frac{12000000}{bps} \right\rfloor}$$

Note

The maximum speed is 12 Mbit/s in master mode and 6 Mbit/s in slave mode.

Parameters

```
bps The desired number in bits/s
```

Returns

A timer reload value

15.13.3.3 SSC CONF

Generates an SSC configuration byte.

For details check the XC878 user manual section 12.3.5.1.

Parameters

| width | The data with in bits, the available range is $\left[2;8\right]$ |
|----------|--|
| heading | Use 0 for transmitting/receiving LSB first, 1 for MSB first |
| phase | Use 0 to shift on leading and latch on trailing edge, use 1 to shift on trailing and latch on leading edge |
| polarity | Use 0 for low idle clock, and 1 for high idle clock |
| duplex | Use 0 for full duplex mode and 1 for half duplex |

```
15.13.3.4 SSC_MASTER
```

```
#define SSC_MASTER 1
```

Master mode, output shift clock on SCLK.

15.13.3.5 SSC_SLAVE

```
#define SSC_SLAVE 0
```

Slave mode, receive shift clock on SCLK.

15.13.4 Function Documentation

```
15.13.4.1 hsk_ssc_disable()
```

```
void hsk_ssc_disable ( )
```

Turn the SSC module off.

```
15.13.4.2 hsk_ssc_enable()
```

```
void hsk_ssc_enable ( )
```

Turn the SSC module on.

15.13.4.3 hsk_ssc_init()

The maximum baud rate in master mode is 12000000 bits/s, and 6000000 bits/s in slave mode.

Calling this function turns the SSC off until hsk_ssc_enable() is called.

Parameters

| baud | The timer reload value for the baud rate generator, use SSC_BAUD to generate this value |
|--------|---|
| config | The SSC configuration byte, use SSC_CONF to generate it |
| mode | Select master or slave operation |

```
15.13.4.4 hsk_ssc_ports()
```

```
void hsk_ssc_ports (
```

```
const ubyte ports )
```

Configure the I/O ports of the SSC unit.

Warning

Do not use when the SSC is enabled.

Parameters

| ports | Selects an SSC I/O Ports I/O port configuration |
|-------|---|
|-------|---|

15.13.4.5 hsk_ssc_talk()

Send and receive data.

The buffer with the given length should contain the data to transceive and will be filled with the received data upon completion.

The provided buffer needs to reside in xdata memory, e.g. to create and use a string buffer the following should work:

```
char xdata buffer[] = "20 character buffer.";
...
hsk_ssc_talk(buffer, sizeof(buffer) - 1);
```

Note that char must not be const and that sizeof(buffer)-1 is used to prevent sending and overwriting the terminal 0 character. There may be cases where a terminal 0 character is desired.


Parameters

| buffer | The rx/tx transmission buffer |
|--------|-------------------------------|
| len | The length of the buffer |


15.14 hsk_timers/hsk_timer01.h File Reference

HSK Timer 0/1 headers.

#include "hsk_timer01.isr"
Include dependency graph for hsk_timer01.h:



This graph shows which files directly or indirectly include this file:



Functions

- void hsk_timer0_setup (const uword interval, const void(*const callback)(void))
 - Setup timer 0 to tick at a given interval.
- void hsk_timer0_enable (void)

Enables the timer 0 and its interrupt.

• void hsk_timer0_disable (void)

Disables timer 0 and its interrupt.

- void <a href="https://hxxx.ncbi.nlm
 - Setup timer 1 to tick at a given interval.
- void hsk_timer1_enable (void)

Enables the timer 1 and its interrupt.

void hsk_timer1_disable (void)

Disables timer 1 and its interrupt.

15.14.1 Detailed Description

HSK Timer 0/1 headers.

Provides access to the timers 0 and 1. Each timer can be provided with a callback function that will be called by the timers ISR.

Author

kami

15.14.2 Function Documentation

15.14.2.1 hsk_timer0_disable()

Disables timer 0 and its interrupt.

15.14.2.2 hsk_timer0_enable()

Enables the timer 0 and its interrupt.

15.14.2.3 hsk_timer0_setup()

Setup timer 0 to tick at a given interval.

The callback function will be called by the interrupt once the interrupt has been enabled. Note that the callback function is entered with the current page unknown.

This works on the assumption, that PCLK is set to 24MHz.

Parameters

| interval | The ticking interval in µs, don't go beyond 5461. |
|----------|---|
| callback | A function pointer to a callback function. |

15.14.2.4 hsk_timer1_disable()

```
void hsk_timer1_disable (
```

```
void )
```

Disables timer 1 and its interrupt.

15.14.2.5 hsk_timer1_enable()

Enables the timer 1 and its interrupt.

15.14.2.6 hsk_timer1_setup()

Setup timer 1 to tick at a given interval.

The callback function will be called by the interrupt once the interrupt has been enabled. Note that the callback function is entered with the current page unknown.

This works on the assumption, that PCLK is set to 24MHz.


Parameters

| interval | The ticking interval in µs, don't go beyond 5461. |
|----------|---|
| callback | A function pointer to a callback function. |

15.15 hsk_wdt/hsk_wdt.h File Reference

HSK Watchdog Timer headers.

This graph shows which files directly or indirectly include this file:



Functions

void hsk_wdt_init (const uword window)

Sets up the watchdog timer.

void hsk_wdt_enable (void)

Activates the Watchdog Timer.

void hsk_wdt_disable (void)

Disables the Watchdog Timer.

void hsk_wdt_service (void)

Resets the watchdog timer.

15.15.1 Detailed Description

HSK Watchdog Timer headers.

Provides access to the Watchdog Timer (WDT) of the XC878.

Depending on the configured window time the μ C reset is delayed for 1.024ms (window < 5460 μ s) or 65.536ms (window >= 5460 μ s).

This time can be used by assigning a callback function to hsk_isr14 member hsk_isr14_callback::NMIWDT and setting the NMICON.NMIWDT bit.

Warning

The WDT should be set up at the end of the boot procedure. Setting the WDT up at the beginning of the boot process can trigger all kinds of erratic behaviour like reset races or a complete lockup.

Author

kami

15.15.2 Hazards

The WDT has proven a useful tool in hazardous EMI conditions. Severe EMI may freeze the μ C without causing a proper reboot. In most cases the WDT can mitigate this issue by reactivating the system.

However the WDT is trigger happy. A series of refresh time interval measurements shows that the WDT resets the μ C long before the end of its interval shortly after boot. The best mitigation is to refresh the WDT with the hsk_ \leftarrow wdt_service() function unconditionally. Instead of using fixed timings (e.g. for 20ms watchdog time a 5ms refresh interval should have been quite safe).

That however does not solve the problem with NMIs. Any non-maskable interrupt may cause the WDT to reset the μ C. This means it is incopatible to the hsk_flash library, which requires precise timings with only a couple of μ s tolerance. To meet this requirement the library uses the Flash Timer of the XC878, which triggers NMIs.

15.15.3 Function Documentation

15.15.3.1 hsk_wdt_disable()

Disables the Watchdog Timer.

15.15.3.2 hsk_wdt_enable()

```
void hsk_wdt_enable (
     void )
```

Activates the Watchdog Timer.

Sets up the watchdog timer.

The window time specifies the time available to call hsk_wdt_service() before a reset is triggered. Possible times range from 21.3µs to 350ms.

The window time is rounded up to the next higher possible value. Exceeding the value range causes an overflow that results in shorter window times.

Parameters

| wii | ndow | The time window in multiples of 10µs |
|-----|------|--------------------------------------|
|-----|------|--------------------------------------|

15.15.3.4 hsk_wdt_service()

```
void hsk_wdt_service (
    void )
```

Resets the watchdog timer.

This function needs to be called to prevent the WDT from resetting the device.

15.16 main.c File Reference

Simple test file that is not linked into the library.

```
#include <Infineon/XC878.h>
#include "config.h"
#include "hsk_boot/hsk_boot.h"
#include "hsk_timers/hsk_timer01.h"
#include "hsk_can/hsk_can.h"
#include "hsk_icm7228/hsk_icm7228.h"
#include "hsk_adc/hsk_adc.h"
#include "hsk_pwm/hsk_pwm.h"
#include "hsk_pwc/hsk_pwc.h"
#include "hsk_flash/hsk_flash.h"
#include "hsk_wdt/hsk_wdt.h"
```

#include "hsk_io/hsk_io.h"
Include dependency graph for main.c:



Macros

• #define PERSIST_VERSION 1

The version of the persist struct.

Functions

void p1_init (void)

Set up buffer and ports for display driver at I/O port P1.

void p1_refresh (void)

Reflesh displays at I/O port P1 with the buffered data.

• void p1_writeString (char const *const str, ubyte const pos, ubyte const len)

Write an ASCII encoded string into p1_buffer.

• void p1_writeDec (uword const value, char const power, ubyte const pos, ubyte const len)

Write a decimal number into p1_buffer.

• void p1 writeHex (uword const value, char const power, ubyte const pos, ubyte const len)

Write a hexadecimal number into p1_buffer.

• void p1_illuminate (ubyte const segments, ubyte const pos, ubyte const len)

Illuminate a number of segments in p1_buffer.

void main (void)

Call init functions and invoke the run routine.

void init (void)

Initialize ports, timers and ISRs.

· void run (void)

The main test code body.

void tick0 (void)

A ticking function called back by the timer T0 ISR.

Variables

• ubyte p1_buffer [8]

Buffer for display driver at I/O port P1.

volatile struct hsk_flash_struct persist

This structure is used to persist data between resets.

• volatile uword tick0 count 250 = 0

A counter used to detecting that 250ms have passed.

volatile ubyte tick0_count_20 = 10

A counter used to detecting that 20ms have passed.

volatile uword adc7

The storage variable for the potentiometer on the eval board.

| 15 | 16.1 | l Detai | led D | escription |
|-----|------|---------|-------|------------|
| IJ. | | ı Delai | ICU L | COCHULION |

Simple test file that is not linked into the library.

This file is normally rigged to run on the XC800 Starter Kit eval board and used for testing whatever code is currently under development.

Author

kami

15.16.2 Macro Definition Documentation

15.16.2.1 PERSIST_VERSION

```
#define PERSIST_VERSION 1
```

The version of the persist struct.

15.16.3 Function Documentation


15.16.3.1 init()

```
void init (
     void )
```

Initialize ports, timers and ISRs.

15.16 main.c File Reference 155

Here is the call graph for this function:




```
15.16.3.2 main()
```

```
void main ( void )
```

Call init functions and invoke the run routine.

Here is the call graph for this function:



15.16.3.3 p1_illuminate()

```
void p1_illuminate (
          ubyte const segments,
          ubyte const pos,
          ubyte const len ) [inline]
```

15.16 main.c File Reference 157



Parameters

| segments | The number of segments to illuminate | |
|----------|---|--|
| pos | The target position in the buffer | |
| len | The number of digits available to encode the number | |

See also

```
ICM7228_FACTORY hsk_icm7228_illuminate
```

```
15.16.3.4 p1_init()
```

```
void p1_init (
     void )
```

Set up buffer and ports for display driver at I/O port P1 .

See also

ICM7228_FACTORY

15.16.3.5 p1_refresh()

```
void p1_refresh (
     void )
```

Reflesh displays at I/O port P1 with the buffered data.

See also

```
ICM7228_FACTORY
```

15.16.3.6 p1_writeDec()

Write a decimal number into p1_buffer.

Parameters

| value | The number to encode |
|-------|---|
| power | The 10 base power of the number to encode |
| pos | The target position in the buffer |
| len | The number of digits available to encode the number |

See also

```
ICM7228_FACTORY
hsk_icm7228_writeDec
```

15.16.3.7 p1_writeHex()

Write a hexadecimal number into p1_buffer.

Parameters

| value | The number to encode |
|-------|---|
| power | The 16 base power of the number to encode |
| pos | The target position in the buffer |
| len | The number of digits available to encode the number |

See also

```
ICM7228_FACTORY
hsk_icm7228_writeHex
```

15.16.3.8 p1_writeString()

Write an ASCII encoded string into p1_buffer.

Parameters

| str | The buffer to read the ASCII string from |
|-----|---|
| pos | The position in the buffer to write the encoded string to |
| len | The target length of the encoded string |

See also


```
ICM7228_FACTORY
hsk_icm7228_writeString
```

```
15.16.3.9 run()
```

```
void run (
```

The main test code body.

Here is the call graph for this function:



15.16 main.c File Reference 161

```
15.16.3.10 tick0()
void tick0 (
              void )
A ticking function called back by the timer T0 ISR.
15.16.4 Variable Documentation
15.16.4.1 adc7
volatile uword adc7
The storage variable for the potentiometer on the eval board.
15.16.4.2 p1_buffer
ubyte p1_buffer[8]
Buffer for display driver at I/O port P1.
See also
     ICM7228_FACTORY
15.16.4.3 persist
persist
This structure is used to persist data between resets.
15.16.4.4 tick0_count_20
volatile ubyte tick0_count_20 = 10
A counter used to detecting that 20ms have passed.
```

A counter used to detecting that 250ms have passed.

volatile uword tick0_count_250 = 0

15.16.4.5 tick0_count_250

Index

| ADC_RESOLUTION_10 | CAN_STATUS_ALERT |
|--|---|
| hsk_adc.h, 82 | CAN Node Status Fields, 41 |
| ADC_RESOLUTION_8 | CAN STATUS BOFF |
| hsk_adc.h, 82 | CAN Node Status Fields, 42 |
| ADCSR0 | CAN_STATUS_EWRN |
| hsk_isr6_callback, 72 | CAN Node Status Fields, 42 |
| ADCSR1 | CAN_STATUS_LEC |
| hsk_isr6_callback, 72 | CAN Node Status Fields, 42 |
| adc7 | CAN_STATUS_RXOK |
| main.c, 161 | CAN Node Status Fields, 42 |
| mamo, ror | CAN STATUS TXOK |
| CAN Node Status Fields, 41 | CAN Node Status Fields, 43 |
| CAN_STATUS_ALERT, 41 | CANSRC0 |
| CAN STATUS BOFF, 42 | hsk_isr5_callback, 70 |
| CAN STATUS EWRN, 42 | |
| CAN STATUS LEC, 42 | CANSRC1 |
| CAN STATUS RXOK, 42 | hsk_isr6_callback, 72 |
| CAN_STATUS_HXOK, 42 CAN_STATUS_TXOK, 43 | CANSRC2 |
| CAN_31A103_1XOK, 43 | hsk_isr6_callback, 72 |
| | CANSRC3 |
| hsk_can.h, 92 | hsk_isr9_callback, 77 |
| CANO_BAUD | CCTOVF |
| config.h, 80 | hsk_isr5_callback, 70 |
| CANO_IO_P10_P11 | CLK |
| hsk_can.h, 92 | config.h, 80 |
| CAN0_IO_P16_P17 | config.h, 79 |
| hsk_can.h, 93 | CAN0_BAUD, 80 |
| CAN0_IO_P34_P35 | CAN0_IO, 80 |
| hsk_can.h, 93 | CAN1_BAUD, 80 |
| CAN0_IO_P40_P41 | CAN1_IO, 80 |
| hsk_can.h, 93 | CLK, 80 |
| CAN0_IO | |
| config.h, 80 | EOFSYN |
| CAN1 | hsk_isr5_callback, 70 |
| hsk_can.h, 93 | EOC |
| CAN1_BAUD | hsk_isr8_callback, 74 |
| config.h, 80 | ERRSYN |
| CAN1_IO_P01_P02 | hsk_isr5_callback, 70 |
| hsk_can.h, 93 | EX_EDGE_BOTH |
| CAN1 IO P14 P13 | External Interrupt Triggers, 46 |
| hsk can.h, 93 | EX_EDGE_FALLING |
| CAN1_IO_P32_P33 | External Interrupt Triggers, 46 |
| hsk can.h, 93 | EX EDGE RISING |
| CAN1_IO | External Interrupt Triggers, 46 |
| config.h, 80 | EX_EXINTO |
| CAN ENDIAN INTEL | External Interrupt Channels, 44 |
| hsk_can.h, 93 | EX_EXINTO_P05 |
| CAN_ENDIAN_MOTOROLA | External Interrupt Input Ports, 48 |
| hsk can.h, 94 | · |
| _ | EX_EXINTO_P14 External laterrupt length Ports 49 |
| CAN_ERROR | External Interrupt Input Ports, 48 |
| hsk can.h. 94 | EX EXINT1 |

| External Interrupt Channels, 44 | EXINT3 |
|--|--|
| EX_EXINT1_P50 | hsk_isr9_callback, 77 |
| External Interrupt Input Ports, 48 | EXINT4 |
| EX_EXINT1_P53 | hsk_isr9_callback, 77 |
| External Interrupt Input Ports, 48 | EXINT5 |
| EX_EXINT2 | hsk_isr9_callback, 77 |
| External Interrupt Channels, 44 | EXINT6 |
| EX_EXINT2_P51 | hsk_isr9_callback, 77 |
| External Interrupt Input Ports, 48 | External Interrupt Channels, 44 |
| EX_EXINT2_P54 | EX_EXINTO, 44 |
| External Interrupt Input Ports, 48 | EX_EXINT1, 44 |
| EX_EXINT3 | EX_EXINT2, 44 |
| External Interrupt Channels, 45 | EX_EXINT3, 45 EX_EXINT4, 45 |
| EX_EXINT3_P11 | EX_EXINT5, 45 |
| External Interrupt Input Ports, 48 | EX_EXINT6, 45 |
| EX_EXINT3_P30 | External Interrupt Input Ports, 47 |
| External Interrupt Input Ports, 49 EX EXINT3 P40 | EX EXINTO P05, 48 |
| External Interrupt Input Ports, 49 | EX EXINTO P14, 48 |
| EX_EXINT3_P55 | EX_EXINT1_P50, 48 |
| External Interrupt Input Ports, 49 | EX_EXINT1_P53, 48 |
| EX EXINT4 | EX_EXINT2_P51, 48 |
| External Interrupt Channels, 45 | EX_EXINT2_P54, 48 |
| EX EXINT4 P32 | EX_EXINT3_P11, 48 |
| External Interrupt Input Ports, 49 | EX_EXINT3_P30, 49 |
| EX_EXINT4_P37 | EX_EXINT3_P40, 49 |
| External Interrupt Input Ports, 49 | EX_EXINT3_P55, 49 |
| EX_EXINT4_P41 | EX_EXINT4_P32, 49 |
| External Interrupt Input Ports, 49 | EX_EXINT4_P37, 49 |
| EX_EXINT4_P56 | EX_EXINT4_P41, 49 |
| External Interrupt Input Ports, 49 | EX_EXINT4_P56, 49 |
| EX_EXINT5 | EX_EXINT5_P15, 49 |
| External Interrupt Channels, 45 | EX_EXINT5_P33, 50 |
| EX_EXINT5_P15 | EX_EXINT5_P44, 50 |
| External Interrupt Input Ports, 49 | EX_EXINT5_P52, 50 EX_EXINT6_P16, 50 |
| EX_EXINT5_P33 | EX_EXINT6_P34, 50 |
| External Interrupt Input Ports, 50 | EX EXINT6 P42, 50 |
| EX_EXINT5_P44 | EX_EXINT6_P45, 50 |
| External Interrupt Input Ports, 50 | EX EXINT6 P57, 50 |
| EX_EXINT5_P52 | External Interrupt Triggers, 46 |
| External Interrupt Input Ports, 50 | EX_EDGE_BOTH, 46 |
| EX_EXINT6 | EX_EDGE_FALLING, 46 |
| External Interrupt Channels, 45 | EX_EDGE_RISING, 46 |
| EX_EXINT6_P16 External Interrupt Input Ports, 50 | |
| EX_EXINT6_P34 | FILTER_FACTORY |
| External Interrupt Input Ports, 50 | hsk_filter.h, 108 |
| EX_EXINT6_P42 | FILTER_GROUP_FACTORY |
| External Interrupt Input Ports, 50 | hsk_filter.h, 109 |
| EX EXINT6 P45 | FLASH_PWR_FIRST |
| External Interrupt Input Ports, 50 | hsk_flash.h, 112 |
| EX_EXINT6_P57 | FLASH_PWR_ON hsk_flash.h, 112 |
| External Interrupt Input Ports, 50 | FLASH PWR RESET |
| EXF2 | hsk flash.h, 112 |
| hsk_isr5_callback, 70 | FLASH STRUCT FACTORY |
| hsk_isr8_callback, 74 | hsk flash.h, 113 |
| EXINT2 | |
| hsk_isr8_callback, 74 | hsk_adc.h |
| | |

| ADC_RESOLUTION_10, 82 | hsk_can_data_setSignal, 95 |
|----------------------------|-----------------------------|
| ADC_RESOLUTION_8, 82 | hsk_can_disable, 95 |
| hsk_adc_channel, 83 | hsk_can_enable, 95 |
| hsk_adc_close, 83 | hsk_can_fifo, 94 |
| hsk_adc_disable, 83 | hsk_can_fifo_connect, 96 |
| hsk_adc_enable, 84 | hsk_can_fifo_create, 96 |
| hsk_adc_init, 84 | hsk_can_fifo_delete, 97 |
| hsk_adc_open, 83 | hsk_can_fifo_disconnect, 97 |
| hsk_adc_open10, 84 | hsk_can_fifo_getData, 97 |
| hsk_adc_open8, 85 | hsk can fifo getId, 98 |
| hsk adc request, 85 | hsk_can_fifo_next, 98 |
| hsk_adc_service, 85 | hsk_can_fifo_setRxMask, 98 |
| hsk_adc_warmup, 83 | hsk_can_fifo_setupRx, 99 |
| hsk_adc_warmup10, 85 | hsk_can_fifo_updated, 99 |
| hsk adc/hsk adc.h, 81 | hsk_can_init, 100 |
| hsk_adc_channel | hsk_can_msg, 94 |
| | - |
| hsk_adc.h, 83 | hsk_can_msg_connect, 100 |
| hsk_adc_close | hsk_can_msg_create, 100 |
| hsk_adc.h, 83 | hsk_can_msg_delete, 101 |
| hsk_adc_disable | hsk_can_msg_disconnect, 101 |
| hsk_adc.h, 83 | hsk_can_msg_getData, 102 |
| hsk_adc_enable | hsk_can_msg_receive, 102 |
| hsk_adc.h, 84 | hsk_can_msg_send, 102 |
| hsk_adc_init | hsk_can_msg_sent, 102 |
| hsk_adc.h, 84 | hsk_can_msg_setData, 103 |
| hsk_adc_open | hsk_can_msg_updated, 103 |
| hsk_adc.h, 83 | hsk_can_node, 94 |
| hsk_adc_open10 | hsk_can_status, 104 |
| hsk_adc.h, 84 | hsk_can/hsk_can.h, 88 |
| hsk_adc_open8 | hsk_can_data_getSignal |
| hsk adc.h, 85 | hsk can.h, 94 |
| hsk_adc_request | hsk_can_data_setSignal |
| hsk_adc.h, 85 | hsk can.h, 95 |
| hsk_adc_service | hsk_can_disable |
| hsk adc.h, 85 | hsk_can.h, 95 |
| hsk_adc_warmup | hsk_can_enable |
| hsk_adc.h, 83 | hsk can.h, 95 |
| hsk adc warmup10 | hsk can fifo |
| hsk adc.h, 85 | hsk can.h, 94 |
| hsk boot.h | hsk can fifo connect |
| hsk boot extClock, 87 | hsk can.h, 96 |
| hsk boot/hsk boot.h, 86 | hsk can fifo create |
| | |
| hsk_boot_extClock | hsk_can.h, 96 |
| hsk_boot.h, 87 | hsk_can_fifo_delete |
| hsk_can.h | hsk_can.h, 97 |
| CAN0, 92 | hsk_can_fifo_disconnect |
| CAN0_IO_P10_P11, 92 | hsk_can.h, 97 |
| CAN0_IO_P16_P17, 93 | hsk_can_fifo_getData |
| CAN0_IO_P34_P35, 93 | hsk_can.h, 97 |
| CAN0_IO_P40_P41, 93 | hsk_can_fifo_getId |
| CAN1, 93 | hsk_can.h, 98 |
| CAN1_IO_P01_P02, 93 | hsk_can_fifo_next |
| CAN1_IO_P14_P13, 93 | hsk_can.h, 98 |
| CAN1_IO_P32_P33, 93 | hsk_can_fifo_setRxMask |
| CAN_ENDIAN_INTEL, 93 | hsk_can.h, 98 |
| CAN_ENDIAN_MOTOROLA, 94 | hsk_can_fifo_setupRx |
| CAN_ERROR, 94 | hsk_can.h, 99 |
| hsk_can_data_getSignal, 94 | hsk_can_fifo_updated |
| | |

| hsk_can.h, 99 | hsk_flash_init, 114 |
|---|--------------------------------|
| hsk_can_init | hsk_flash_write, 114 |
| hsk_can.h, 100 | XC878_16FF, 113 |
| hsk_can_msg | hsk_flash/hsk_flash.h, 109 |
| hsk_can.h, 94 | hsk_flash_init |
| hsk_can_msg_connect | hsk_flash.h, 114 |
| hsk_can.h, 100 | hsk_flash_write |
| hsk_can_msg_create | hsk flash.h, 114 |
| hsk can.h, 100 | hsk icm7228.h |
| hsk_can_msg_delete | hsk_icm7228_illuminate, 117 |
| hsk can.h, 101 | hsk_icm7228_writeDec, 117 |
| hsk_can_msg_disconnect | hsk_icm7228_writeHex, 118 |
| hsk_can.h, 101 | hsk_icm7228_writeString, 118 |
| hsk_can_msg_getData | ICM7228 FACTORY, 116 |
| hsk_can.h, 102 | hsk_icm7228/hsk_icm7228.h, 115 |
| hsk_can_msg_receive | hsk_icm7228_illuminate |
| hsk_can.h, 102 | hsk icm7228.h, 117 |
| hsk_can_msg_send | hsk icm7228 writeDec |
| hsk can.h, 102 | hsk icm7228.h, 117 |
| - | hsk_icm7228_writeHex |
| hsk_can_msg_sent hsk can.h, 102 | |
| | hsk_icm7228.h, 118 |
| hsk_can_msg_setData | hsk_icm7228_writeString |
| hsk_can.h, 103 | hsk_icm7228.h, 118 |
| hsk_can_msg_updated | hsk_io/hsk_io.h, 119 |
| hsk_can.h, 103 | hsk_isr.h |
| hsk_can_node | hsk_isr14, 122 |
| hsk_can.h, 94 | hsk_isr5, 122 |
| hsk_can_status | hsk_isr6, 123 |
| hsk_can.h, 104 | hsk_isr8, 123 |
| hsk_ex.h | hsk_isr9, 123 |
| hsk_ex_channel, 106 | hsk_isr/hsk_isr.h, 120 |
| hsk_ex_channel_disable, 106 | hsk_isr14 |
| hsk_ex_channel_enable, 107 | hsk_isr.h, 122 |
| hsk_ex_port, 106 | hsk_isr14_callback, 67 |
| hsk_ex_port_close, 107 | NMIECC, 68 |
| hsk_ex_port_open, 107 | NMIFLASH, 68 |
| hsk_ex/hsk_ex.h, 104 | NMIPLL, 68 |
| hsk_ex_channel | NMIVDDP, 68 |
| hsk_ex.h, 106 | NMIWDT, 68 |
| hsk_ex_channel_disable | hsk_isr5 |
| hsk ex.h, 106 | hsk isr.h, 122 |
| hsk ex channel enable | hsk isr5 callback, 69 |
| hsk ex.h, 107 | CANSRC0, 70 |
| hsk ex port | CCTOVF, 70 |
| hsk_ex.h, 106 | EOFSYN, 70 |
| hsk ex port close | ERRSYN, 70 |
| hsk ex.h, 107 | EXF2, 70 |
| hsk_ex_port_open | NDOV, 71 |
| hsk_ex.h, 107 | TF2, 71 |
| hsk filter.h | hsk isr6 |
| FILTER FACTORY, 108 | hsk isr.h, 123 |
| FILTER GROUP FACTORY, 109 | hsk isr6 callback, 71 |
| hsk filter/hsk filter.h, 108 | ADCSR0, 72 |
| hsk flash.h | |
| HON HUGHLII | ADCSR1 /9 |
| - | ADCSR1, 72 |
| FLASH_PWR_FIRST, 112 | CANSRC1, 72 |
| FLASH_PWR_FIRST, 112 FLASH_PWR_ON, 112 | CANSRC1, 72 CANSRC2, 72 |
| FLASH_PWR_FIRST, 112 | CANSRC1, 72 |

| hsk_isr8_callback, 73 | hsk_pwc.h, 130 |
|----------------------------------|--|
| EOC, 74 | hsk_pwc_channel_edgeMode |
| EXF2, 74 | hsk_pwc.h, 130 |
| EXINT2, 74 | hsk_pwc_channel_getValue |
| IERR, 75 | hsk_pwc.h, 130 |
| IRDY, 75 | hsk_pwc_channel_open |
| NDOV, 75 | hsk_pwc.h, 131 |
| RI, 75 | hsk_pwc_channel_trigger |
| TF2, 75 | hsk_pwc.h, 131 |
| TI, 75 | hsk_pwc_disable |
| hsk isr9 | hsk_pwc.h, 131 |
| hsk isr.h, 123 | hsk_pwc_enable |
| hsk_isr9_callback, 76 | hsk_pwc.h, 131 |
| CANSRC3, 77 | hsk_pwc_init |
| EXINT3, 77 | hsk_pwc.h, 131 |
| EXINT4, 77 | hsk_pwc_port |
| EXINT5, 77 | hsk_pwc.h, 129 |
| EXINT6, 77 | hsk pwc port open |
| hsk_pwc.h | hsk_pwc.h, 132 |
| hsk_pwc_channel, 129 | hsk_pwm.h |
| hsk pwc channel captureMode, 129 | hsk_pwm_channel, 139 |
| hsk_pwc_channel_close, 130 | hsk_pwm_channel_set, 140 |
| | |
| hsk_pwc_channel_edgeMode, 130 | hsk_pwm_disable, 140 |
| hsk_pwc_channel_getValue, 130 | hsk_pwm_enable, 140 |
| hsk_pwc_channel_open, 131 | hsk_pwm_init, 140 |
| hsk_pwc_channel_trigger, 131 | hsk_pwm_outChannel, 139 |
| hsk_pwc_disable, 131 | hsk_pwm_outChannel_dir, 141 |
| hsk_pwc_enable, 131 | hsk_pwm_port, 140 |
| hsk_pwc_init, 131 | hsk_pwm_port_close, 141 |
| hsk_pwc_port, 129 | hsk_pwm_port_open, 142 |
| hsk_pwc_port_open, 132 | PWM_60, 135 |
| PWC_CC0, 126 | PWM_61, 135 |
| PWC_CC0_P30, 126 | PWM_62, 136 |
| PWC_CC0_P40, 127 | PWM_63, 136 |
| PWC_CC0_P55, 127 | PWM_CC60, 136 |
| PWC_CC1, 127 | PWM_CC61, 136 |
| PWC_CC1_P32, 127 | PWM_CC62, 136 |
| PWC_CC1_P41, 127 | PWM_COUT60, 136 |
| PWC_CC1_P56, 127 | PWM_COUT61, 136 |
| PWC_CC2, 127 | PWM_COUT62, 136 |
| PWC_CC2_P33, 127 | PWM_COUT63, 137 |
| PWC_CC2_P44, 128 | PWM_OUT_60_P30, 137 |
| PWC_CC2_P52, 128 | PWM_OUT_60_P31, 137 |
| PWC_CC3, 128 | PWM_OUT_60_P40, 137 |
| PWC CC3 P34, 128 | PWM OUT 60 P41, 137 |
| PWC CC3 P45, 128 | PWM_OUT_61_P00, 137 |
| PWC CC3 P57, 128 | PWM OUT 61 P01, 137 |
| PWC EDGE BOTH, 128 | PWM OUT 61 P31, 137 |
| PWC_EDGE_FALLING, 128 | PWM_OUT_61_P32, 138 |
| PWC EDGE RISING, 129 | PWM OUT 61 P33, 138 |
| PWC MODE EXT, 129 | PWM OUT 61 P44, 138 |
| PWC_MODE_SOFT, 129 | PWM OUT 61 P45, 138 |
| hsk_pwc/hsk_pwc.h, 123 | PWM_OUT_62_P04, 138 |
| hsk pwc channel | PWM OUT 62 P05, 138 |
| hsk_pwc.h, 129 | PWM_OUT_62_F03, 138 |
| hsk_pwc_channel_captureMode | PWM_OUT_62_P34, 138 PWM_OUT_62_P35, 138 |
| hsk pwc.h, 129 | PWM_OUT_62_P35, 136 PWM_OUT_62_P46, 139 |
| hsk_pwc_channel_close | PWM_OUT_62_P46, 139 PWM_OUT_62_P47, 139 |
| Har_pwo_onanner_oluse | 1 VVIVI_OU1_02_147, 139 |

| PWM_OUT_63_P03, 139 | hsk_timer01.h, 149 |
|---|-----------------------------------|
| PWM_OUT_63_P37, 139 | hsk_timer0_setup |
| PWM_OUT_63_P43, 139 | hsk_timer01.h, 149 |
| hsk_pwm/hsk_pwm.h, 132 | hsk_timer1_disable |
| hsk_pwm_channel | hsk_timer01.h, 149 |
| hsk_pwm.h, 139 | hsk_timer1_enable |
| hsk_pwm_channel_set | hsk_timer01.h, 150 |
| hsk pwm.h, 140 | hsk timer1 setup |
| hsk_pwm_disable | hsk timer01.h, 150 |
| hsk_pwm.h, 140 | hsk_timers/hsk_timer01.h, 147 |
| hsk pwm enable | hsk wdt.h |
| hsk pwm.h, 140 | hsk_wdt_disable, 151 |
| hsk_pwm_init | hsk_wdt_enable, 151 |
| hsk_pwm.h, 140 | hsk wdt init, 152 |
| _ . | hsk_wdt_service, 152 |
| hsk_pwm_outChannel | hsk wdt/hsk wdt.h, 150 |
| hsk_pwm.h, 139 | hsk wdt disable |
| hsk_pwm_outChannel_dir | hsk wdt.h, 151 |
| hsk_pwm.h, 141 | _ , |
| hsk_pwm_port | hsk_wdt_enable |
| hsk_pwm.h, 140 | hsk_wdt.h, 151 |
| hsk_pwm_port_close | hsk_wdt_init |
| hsk_pwm.h, 141 | hsk_wdt.h, 152 |
| hsk_pwm_port_open | hsk_wdt_service |
| hsk_pwm.h, 142 | hsk_wdt.h, 152 |
| hsk_ssc.h | I/O Port Bull Lln/ Down Sotup, 56 |
| hsk_ssc_busy, 144 | I/O Port Pull-Up/-Down Setup, 56 |
| hsk_ssc_disable, 146 | IO_PORT_PULL_DISABLE, 56 |
| hsk_ssc_enable, 146 | IO_PORT_PULL_DOWN, 56 |
| hsk_ssc_init, 146 | IO_PORT_PULL_ENABLE, 56 |
| hsk_ssc_ports, 146 | IO_PORT_PULL_INIT, 56 |
| hsk ssc talk, 147 | IO_PORT_PULL_UP, 57 |
| SSC_BAUD, 144 | ICM7228_FACTORY |
| SSC CONF, 145 | hsk_icm7228.h, 116 |
| — · · · · · · · · · · · · · · · · · · · | IERR |
| SSC_MASTER, 146 | hsk_isr8_callback, 75 |
| SSC_SLAVE, 146 | IO_PORT_DRAIN_DISABLE |
| hsk_ssc/hsk_ssc.h, 142 | Output Port Access, 53 |
| hsk_ssc_busy | IO_PORT_DRAIN_ENABLE |
| hsk_ssc.h, 144 | Output Port Access, 53 |
| hsk_ssc_disable | IO_PORT_GET |
| hsk_ssc.h, 146 | Input Port Access, 51 |
| hsk_ssc_enable | IO_PORT_IN_INIT |
| hsk_ssc.h, 146 | Input Port Access, 52 |
| hsk_ssc_init | IO PORT ON GND |
| hsk_ssc.h, 146 | Input Port Access, 52 |
| hsk_ssc_ports | IO_PORT_ON_HIGH |
| hsk_ssc.h, 146 | Input Port Access, 52 |
| hsk ssc talk | IO_PORT_OUT_INIT |
| hsk_ssc.h, 147 | Output Port Access, 53 |
| hsk timer01.h | IO_PORT_OUT_SET |
| hsk_timer0_disable, 149 | |
| | Output Port Access, 54 |
| hsk_timer0_enable, 149 | IO_PORT_PULL_DISABLE |
| hsk_timer0_setup, 149 | I/O Port Pull-Up/-Down Setup, 56 |
| hsk_timer1_disable, 149 | IO_PORT_PULL_DOWN |
| hsk_timer1_enable, 150 | I/O Port Pull-Up/-Down Setup, 56 |
| hsk_timer1_setup, 150 | IO_PORT_PULL_ENABLE |
| hsk_timer0_disable | I/O Port Pull-Up/-Down Setup, 56 |
| hsk_timer01.h, 149 | IO_PORT_PULL_INIT |
| hsk_timer0_enable | I/O Port Pull-Up/-Down Setup, 56 |
| | |

55

| IO PORT PULL UP | IO_PORT_STRENGTH_STRONG, |
|----------------------------------|------------------------------|
| I/O Port Pull-Up/-Down Setup, 57 | IO_PORT_STRENGTH_WEAK, 55 |
| IO PORT STRENGTH STRONG | 10_1 0111_0111_111_111_111_1 |
| Output Port Access, 55 | p1_buffer |
| • | main.c, 161 |
| IO_PORT_STRENGTH_WEAK | p1_illuminate |
| Output Port Access, 55 | main.c, 156 |
| IO_VAR_GET | |
| Variable Access, 58 | p1_init |
| IO_VAR_SET | main.c, 158 |
| Variable Access, 58 | p1_refresh |
| IRDY | main.c, 158 |
| hsk_isr8_callback, 75 | p1_writeDec |
| init | main.c, 158 |
| main.c, 154 | p1_writeHex |
| Input Port Access, 51 | main.c, 159 |
| IO PORT GET, 51 | p1_writeString |
| | main.c, 159 |
| IO_PORT_IN_INIT, 52 | PERSIST_VERSION |
| IO_PORT_ON_GND, 52 | main.c, 154 |
| IO_PORT_ON_HIGH, 52 | |
| | PWC_CC0 |
| main | hsk_pwc.h, 126 |
| main.c, 155 | PWC_CC0_P30 |
| main.c, 152 | hsk_pwc.h, 126 |
| adc7, 161 | PWC_CC0_P40 |
| init, 154 | hsk_pwc.h, 127 |
| main, 155 | PWC_CC0_P55 |
| p1_buffer, 161 | hsk_pwc.h, 127 |
| p1_illuminate, 156 | PWC CC1 |
| | hsk pwc.h, 127 |
| p1_init, 158 | PWC_CC1_P32 |
| p1_refresh, 158 | hsk_pwc.h, 127 |
| p1_writeDec, 158 | _ |
| p1_writeHex, 159 | PWC_CC1_P41 |
| p1_writeString, 159 | hsk_pwc.h, 127 |
| PERSIST_VERSION, 154 | PWC_CC1_P56 |
| persist, 161 | hsk_pwc.h, 127 |
| run, 159 | PWC_CC2 |
| tick0, 160 | hsk_pwc.h, 127 |
| tick0 count 20, 161 | PWC_CC2_P33 |
| tick0_count_250, 161 | hsk_pwc.h, 127 |
| | PWC CC2 P44 |
| NDOV | hsk_pwc.h, 128 |
| hsk_isr5_callback, 71 | PWC_CC2_P52 |
| hsk_isr8_callback, 75 | hsk pwc.h, 128 |
| | PWC_CC3 |
| NMIECC | hsk_pwc.h, 128 |
| hsk_isr14_callback, 68 | |
| NMIFLASH | PWC_CC3_P34 |
| hsk_isr14_callback, 68 | hsk_pwc.h, 128 |
| NMIPLL | PWC_CC3_P45 |
| hsk_isr14_callback, 68 | hsk_pwc.h, 128 |
| NMIVDDP | PWC_CC3_P57 |
| hsk_isr14_callback, 68 | hsk_pwc.h, 128 |
| NMIWDT | PWC_EDGE_BOTH |
| hsk_isr14_callback, 68 | hsk_pwc.h, 128 |
| | PWC_EDGE_FALLING |
| Output Port Access, 53 | hsk_pwc.h, 128 |
| IO PORT DRAIN DISABLE, 53 | PWC_EDGE_RISING |
| IO_PORT_DRAIN_DISABLE, 53 | |
| | hsk_pwc.h, 129 |
| IO_PORT_OUT_INIT, 53 | PWC_MODE_EXT |
| IO_PORT_OUT_SET, 54 | hsk_pwc.h, 129 |

| PWC_MODE_SOFT | PWM_OUT_60_P31 |
|---|--|
| hsk_pwc.h, 129 | hsk_pwm.h, 137 |
| PWC_UNIT_DUTYH_MS | PWM_OUT_60_P40 |
| Pulse Duty Times, 63 | hsk_pwm.h, 137 |
| PWC_UNIT_DUTYH_NS | PWM_OUT_60_P41 |
| Pulse Duty Times, 63 | hsk_pwm.h, 137 |
| PWC_UNIT_DUTYH_RAW | PWM_OUT_61_P00 |
| Pulse Duty Times, 63 | hsk_pwm.h, 137 |
| PWC UNIT DUTYH US | PWM_OUT_61_P01 |
| Pulse Duty Times, 64 | hsk_pwm.h, 137 |
| PWC UNIT DUTYL MS | PWM OUT 61 P31 |
| Pulse Duty Times, 64 | hsk_pwm.h, 137 |
| PWC_UNIT_DUTYL_NS | PWM_OUT_61_P32 |
| Pulse Duty Times, 64 | hsk_pwm.h, 138 |
| | |
| PWC_UNIT_DUTYL_RAW | PWM_OUT_61_P33 |
| Pulse Duty Times, 64 | hsk_pwm.h, 138 |
| PWC_UNIT_DUTYL_US | PWM_OUT_61_P44 |
| Pulse Duty Times, 64 | hsk_pwm.h, 138 |
| PWC_UNIT_FREQ_H | PWM_OUT_61_P45 |
| Pulse Frequencies, 62 | hsk_pwm.h, 138 |
| PWC_UNIT_FREQ_M | PWM_OUT_62_P04 |
| Pulse Frequencies, 62 | hsk_pwm.h, 138 |
| PWC_UNIT_FREQ_S | PWM_OUT_62_P05 |
| Pulse Frequencies, 62 | hsk_pwm.h, 138 |
| PWC_UNIT_SUM_RAW | PWM_OUT_62_P34 |
| Pulse Width Detection Units, 60 | hsk_pwm.h, 138 |
| PWC UNIT WIDTH MS | PWM OUT 62 P35 |
| Pulse Width Times, 61 | hsk_pwm.h, 138 |
| PWC_UNIT_WIDTH_NS | PWM_OUT_62_P46 |
| Pulse Width Times, 61 | hsk_pwm.h, 139 |
| PWC UNIT WIDTH RAW | PWM OUT 62 P47 |
| | |
| Pulse Width Times, 61 | hsk_pwm.h, 139 |
| PWC_UNIT_WIDTH_US | PWM_OUT_63_P03 |
| Pulse Width Times, 61 | hsk_pwm.h, 139 |
| PWM_60 | PWM_OUT_63_P37 |
| hsk_pwm.h, 135 | hsk_pwm.h, 139 |
| PWM_61 | PWM_OUT_63_P43 |
| hsk_pwm.h, 135 | hsk_pwm.h, 139 |
| PWM_62 | persist |
| hsk_pwm.h, 136 | main.c, 161 |
| PWM_63 | Pulse Duty Times, 63 |
| hsk_pwm.h, 136 | DIAGO LINUT DUITIGUA NO CO |
| PWM CC60 | PWC_UNIT_DUTYH_MS, 63 |
| · ·····_ | PWC_UNIT_DUTYH_MS, 63 PWC_UNIT_DUTYH_NS, 63 |
| - | |
| hsk_pwm.h, 136 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 |
| hsk_pwm.h, 136 PWM_CC61 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 PWM_COUT61 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 PWC_UNIT_FREQ_H, 62 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 PWM_COUT61 hsk_pwm.h, 136 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 PWC_UNIT_FREQ_H, 62 PWC_UNIT_FREQ_M, 62 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 PWM_COUT61 hsk_pwm.h, 136 PWM_COUT62 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 PWC_UNIT_FREQ_H, 62 PWC_UNIT_FREQ_M, 62 PWC_UNIT_FREQ_S, 62 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 PWM_COUT61 hsk_pwm.h, 136 PWM_COUT62 hsk_pwm.h, 136 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 PWC_UNIT_FREQ_H, 62 PWC_UNIT_FREQ_M, 62 PWC_UNIT_FREQ_S, 62 Pulse Width Detection Units, 60 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 PWM_COUT61 hsk_pwm.h, 136 PWM_COUT62 hsk_pwm.h, 136 PWM_COUT63 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 PWC_UNIT_FREQ_H, 62 PWC_UNIT_FREQ_M, 62 PWC_UNIT_FREQ_S, 62 Pulse Width Detection Units, 60 PWC_UNIT_SUM_RAW, 60 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 PWM_COUT61 hsk_pwm.h, 136 PWM_COUT62 hsk_pwm.h, 136 PWM_COUT63 hsk_pwm.h, 137 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 PWC_UNIT_FREQ_H, 62 PWC_UNIT_FREQ_M, 62 PWC_UNIT_FREQ_S, 62 Pulse Width Detection Units, 60 PWC_UNIT_SUM_RAW, 60 Pulse Width Times, 61 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 PWM_COUT61 hsk_pwm.h, 136 PWM_COUT62 hsk_pwm.h, 136 PWM_COUT63 hsk_pwm.h, 137 PWM_OUT_60_P30 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 PWC_UNIT_FREQ_H, 62 PWC_UNIT_FREQ_M, 62 PWC_UNIT_FREQ_S, 62 Pulse Width Detection Units, 60 PWC_UNIT_SUM_RAW, 60 Pulse Width Times, 61 PWC_UNIT_WIDTH_MS, 61 |
| hsk_pwm.h, 136 PWM_CC61 hsk_pwm.h, 136 PWM_CC62 hsk_pwm.h, 136 PWM_COUT60 hsk_pwm.h, 136 PWM_COUT61 hsk_pwm.h, 136 PWM_COUT62 hsk_pwm.h, 136 PWM_COUT63 hsk_pwm.h, 137 | PWC_UNIT_DUTYH_NS, 63 PWC_UNIT_DUTYH_RAW, 63 PWC_UNIT_DUTYH_US, 64 PWC_UNIT_DUTYL_MS, 64 PWC_UNIT_DUTYL_NS, 64 PWC_UNIT_DUTYL_RAW, 64 PWC_UNIT_DUTYL_US, 64 Pulse Frequencies, 62 PWC_UNIT_FREQ_H, 62 PWC_UNIT_FREQ_M, 62 PWC_UNIT_FREQ_S, 62 Pulse Width Detection Units, 60 PWC_UNIT_SUM_RAW, 60 Pulse Width Times, 61 |

```
PWC_UNIT_WIDTH_RAW, 61
                                                      IO_VAR_SET, 58
    PWC_UNIT_WIDTH_US, 61
                                                 XC878_16FF
RI
                                                      hsk_flash.h, 113
    hsk_isr8_callback, 75
run
    main.c, 159
SSC I/O Ports, 65
    SSC MRST P05, 65
    SSC_MRST_P14, 66
    SSC_MRST_P15, 66
    SSC_MTSR_P04, 66
    SSC_MTSR_P13, 66
    SSC_MTSR_P14, 66
    SSC_SCLK_P03, 66
    SSC_SCLK_P12, 66
    SSC_SCLK_P13, 66
SSC_BAUD
    hsk ssc.h, 144
SSC CONF
    hsk_ssc.h, 145
SSC_MASTER
    hsk_ssc.h, 146
SSC_MRST_P05
    SSC I/O Ports, 65
SSC_MRST_P14
    SSC I/O Ports, 66
SSC_MRST_P15
    SSC I/O Ports, 66
SSC MTSR P04
    SSC I/O Ports, 66
SSC_MTSR_P13
    SSC I/O Ports, 66
SSC_MTSR_P14
    SSC I/O Ports, 66
SSC_SCLK_P03
    SSC I/O Ports, 66
SSC_SCLK_P12
    SSC I/O Ports, 66
SSC_SCLK_P13
    SSC I/O Ports, 66
SSC_SLAVE
    hsk_ssc.h, 146
TF2
    hsk isr5 callback, 71
    hsk_isr8_callback, 75
ΤI
    hsk_isr8_callback, 75
tick0
    main.c, 160
tick0_count_20
    main.c, 161
tick0 count 250
    main.c, 161
Variable Access, 58
```

IO_VAR_GET, 58