Urządzenia Cyfrowe i Systemy Wbudowane

Licznik rewersyjny 0-1-7-2-3-4-5-6


I. Projekt VHDL

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
23 -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC STD.ALL;
    -- Uncomment the following library declaration if instantiating
27
28 -- any Xilinx primitives in this code.
29 library UNISIM;
30 use UNISIM.VComponents.all;
31
32 entity lab3 2 is
33
      Port ( DIR : in STD_LOGIC;
34
                CLK : in STD LOGIC;
                Q : out STD_LOGIC_VECTOR (2 downto 0));
35
36 end lab3 2;
37
38 architecture Behavioral of lab3 2 is
39 signal D Int : STD LOGIC VECTOR (3 downto 0); -- current internal state
40 signal Q Int : STD LOGIC VECTOR (2 downto 0); -- future internal state
41
42 begin
      D_1 : FDCE port map (CLR => '0', CE => '1', C => CLK, D => Q_Int(0), Q => D_Int(0));
D_2 : FDCE port map (CLR => '0', CE => '1', C => CLK, D => Q_Int(1), Q => D_Int(1));
D_3 : FDCE port map (CLR => '0', CE => '1', C => CLK, D => Q_Int(2), Q => D_Int(2));
44
45
46
47
       D_Int(3) <= DIR;</pre>
48
       with D Int select
49
           Q_Int <= "001" when "0000" | "1111",
                     "111" when "0001" | "1010",
51
                     "011" when "0010" | "1100",
52
                     "100" when "0011" | "1101",
53
                     "101" when "0100" | "1110",
54
                     "110" when "0101" | "1000",
                     "000" when "0110" | "1001",
                     "010" when "0111" | "1011",
                     "000" when others;
58
59
      Q(2) <= D Int(2);
60
      Q(1) <= D_Int(1);
61
       Q(0) \le D Int(0);
end architecture Behavioral;
```

2. Test Bench

```
28 LIBRARY ieee;
29 USE ieee.std logic 1164.ALL;
30
    -- Uncomment the following library declaration if using
31
    -- arithmetic functions with Signed or Unsigned values
33
   --USE ieee.numeric std.ALL;
34
35 ENTITY lab3 2 test IS
36 END lab3_2_test;
37
38 ARCHITECTURE behavior OF lab3 2 test IS
39
        -- Component Declaration for the Unit Under Test (UUT)
40
41
        COMPONENT lab3 2
42
        PORT (
43
             DIR : IN std_logic;
44
             CLK : IN std_logic;
45
46
             Q : OUT std logic vector(2 downto 0)
47
       END COMPONENT;
48
49
50
51
       --Inputs
      signal DIR : std_logic := '0';
52
53
      signal CLK : std logic := '0';
54
55
       --Outputs
      signal Q : std_logic_vector(2 downto 0);
56
57
58 BEGIN
59
       -- Instantiate the Unit Under Test (UUT)
60
61
      uut: lab3 2 PORT MAP (
              DIR => DIR,
62
              CLK => CLK,
63
              Q => Q
64
65
     CLK <= not CLK after 50 ns;
67
     DIR <= '0', '1' after 800 ns;
68
69
70 END;
71
```

3. Wyniki symulacji behawioralnej



4. Wnioski

Układ został poprawnie zaprojektowany na zajęciach nie starczyło jednak czasu na przeprowadzenie symulacji behawioralnej.