

DATA SHEET

Quad 2-input NAND gate

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.

FUNCTION TABLE

INPUTS		OUTPUT	
nA	nB	nY	Y
L	L	H	
L	H	H	
H	L	H	
H	H	L	

- Note
1. H = HIGH voltage level
L = LOW voltage level




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram (one gate).

74HC/HCT00

Quad 2-input NAND gate

Product specification
File under Integrated Circuits, IC06

December 1990

7289487

