

4-bit bidirectional universal shift register

74HC/HCT194

4-bit bidirectional universal shift register

74HC/HCT194




Fig.4 Functional diagram.

OPERATING MODES	INPUTS								OUTPUTS			
	CP	M̄R	S ₁	S ₀	DSR	D _{3L}	D _n	D _{3R}	Q ₀	Q ₁	Q ₂	Q ₃
reset (clear)	X	L	X	X	X	X	X	X	L	L	L	L
hold ("do nothing")	X	H	I	I	X	X	X	X	q ₀	q ₁	q ₂	q ₃
shift left	↑	H	h	I	X	I	X	h	q ₁	q ₂	q ₃	L
	↑	H	h	I	X	h	X	h	q ₁	q ₂	q ₃	H
shift right	↑	H	I	h	I	X	X	h	L	q ₀	q ₁	q ₂
	↑	H	I	h	h	h	X	h	H	q ₀	q ₁	q ₂
parallel load	↑	H	h	h	X	X	X	X	d ₀	d ₁	d ₂	d ₃

Notes

- 1. H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
q,d = lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH CP transition
X = don't care
↑ = LOW-to-HIGH CP transition




Fig.5 Logic diagram.




Fig.6 Typical clear, clear-load, shift-right, shift-left, inhibit and clear timing sequences.

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT194 4-bit bidirectional universal shift register

Product specification
File under Integrated Circuits, IC06

December 1990



4-bit bidirectional universal shift register

74HC/HCT194

ORDERING INFORMATION

See "74HC/HCT/HCU/HCMOS Logic Package Information".

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	\overline{MR}	asynchronous master reset input (active LOW)
2	D_{SR}	serial data input (shift right)
3, 4, 5, 6	D_0 to D_3	parallel data inputs
7	D_{SL}	serial data input (shift left)
8	GND	ground (0 V)
9, 10	S_0, S_1	mode control inputs
11	CP	clock input (LOW-to-HIGH edge-triggered)
15, 14, 13, 12	Q_0 to Q_3	parallel outputs
16	V_{CC}	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.