

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT107

Dual JK flip-flop with reset; negative-edge trigger

Product specification
File under Integrated Circuits, IC06

December 1990



Dual JK flip-flop with reset; negative-edge trigger

74HC/HCT107

PIN DESCRIPTION		NAME AND FUNCTION	
PIN NO.	SYMBOL		
1, 8, 4, 11	1J, 2J, 1K, 2K		synchronous inputs; flip-flops 1 and 2
2, 6	1Q̄, 2Q̄		complement flip-flop outputs
3, 5	1Q, 2Q		true flip-flop outputs
7	GND		ground (0 V)
12, 9	1C̄P, 2C̄P		clock input (HIGH-to-LOW, edge-triggered)
13, 10	1R̄, 2R̄		asynchronous reset inputs (active LOW)
14	V _{CC}		positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.





Fig. 3 IEC logic symbol.



OPERATING MODE	INPUTS				OUTPUTS	
	nR	nCP	J	K	Q	\bar{Q}
asynchronous reset	L	X	X	X	L	H
toggle	H	↓	h	h	\bar{q}	q
load "0" (reset)	H	↓	l	h	L	H
load "1" (set)	H	↓	h	l	H	L
hold "no change"	H	↓	l	l	q	\bar{q}

Note

1. H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition
q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW CP transition
X = don't care
↓ = HIGH-to-LOW CP transition