

THE INSTITUTION OF ENGINEERS NITK PROJECT EXPO - 2024 GADGET SIG

RTL DESIGN OF 16-BIT ALU

- PROJECT MENTORS ADITHI BHATTA, SAI ASWIN MADHAVAN.
- TEAM MEMBERS CHANNAPPA, PREETHAM, DAYAKAR JAGATA SATYA SAI ,ROHIT KARATAGI, DEEKSHITHA.

CONTENTS

- 1. ABSTRACT
- 2. INTRODUCTION
- 3. IMPLEMENTATION DETAILS
- 4. RESULTS
- 5. CHALLENGES
- 6. FUTURE WORK
- 7. REFERENCES

ABSTRACT

This project presents the design and implementation of a 16-bit Arithmetic Logic Unit (ALU) in Verilog. The ALU is a crucial component of digital systems, responsible for executing arithmetic and logical operations. The design involves creating individual modules for logical, arithmetic, and multiplication operations, and integrating them into a single ALU module. Simulation and synthesis demonstrate the functionality and correctness of the ALU design. The project highlights the importance of modular design, simulation-based verification, and optimization techniques in digital circuit design.

INTRODUCTION

- The ALU is a fundamental component of any CPU responsible for executing arithmetic and logical operations. The design involves the creation of various modules such as logical, arithmetic, and multiplier units, and their integration into a single ALU module.
- Verilog is a hardware description language(HDL) used for modeling electronic systems. It allows designers to describe digital circuits and systems at various levels of abstraction.

IMPLEMENTATION DETAILS

Module Design:

 We start by designing individual modules for logical, arithmetic, and multiplication operations. Each module is responsible for executing specific operations.

Integration:

- The modules are integrated into the main ALU module, which selects the appropriate operation based on the input opcode.
- We have 3 blocks namely Logical, Arithmetic and Multiplier. The Logical block contains logical operators such as And, Or, Xor, Not, Nand, Nor, Rotate left, Rotate right, Left shift and Right shift, etc.
- The Arithmetic module consists of 4 Ripple carry adder encapsulated with a Carry Look Ahead(CLA) adder, thereby optimizing the time delay and area consumed .Instead of rippling of carry, the carry is propagated and generated simultaneously by CLA so that bits are added at the same time.

Simulation:

• The Verilog code is simulated to verify the correctness of the design and ensure that it produces the expected results for different input combinations.

Synthesis:


• The design is synthesized to generate a hardware implementation, which can be used in FPGA or ASIC-based systems.

RESULTS


The Verilog implementation of the 16-bit ALU demonstrates the successful execution of logical, arithmetic, and multiplication operations. Simulation results indicate that the ALU produces correct output values for various input combinations. The design meets the specified requirements and can be further optimized for performance and area if required.

The implementation of the 16-bit ALU in Verilog demonstrates the feasibility of designing complex digital circuits using hardware description languages. The project highlights the importance of modular design principles, simulation-based verification, and rigorous testing methodologies in digital circuit design.


PROPOSED SCHEMATIC -



SCHEMATIC OF SYNTHESIS-



SIMULATION -



CHALLENGES

- Module Integration: Integrating multiple modules into a single ALU module required careful attention to signal routing and data flow.
- Opcode Handling: Ensuring proper handling of opcode values and selecting the correct operation based on the input required thorough testing and validation.
- Simulation Debugging: Debugging issues in simulation, such as mismatches between expected and actual output values, required careful examination of the Verilog code and waveform analysis.

FUTURE WORK

- Optimization: Further optimization of the ALU design for performance, area, and power consumption.
- Extension: Addition of more operations and functionalities to the ALU, such as division, floating point representation, pipelining, bitwise operations.
- Implementing the RTL Design in ASIC design flow using openlane.

REFERENCES

- [1]S. L. Harris and David Money Harris, *Digital design and computer architecture*. Amsterdam; Paris: Elsevier, Cop, 2016.
- [2] *Verilog HDL : A guide to digital design and synthesis.* Upper Saddle River, Nj: Sunsoft Press, 2003.
- [3]R. H. Katz and Gaetano Borriello, *Contemporary logic design*. Upper Saddle River, N.J.: Pearson Prentice Hall, 2005.