

run.tcl

```
1 #####  
2 ## Template Script for RTL -> Gate-Level Synthesis  
3 ## Tool      : Cadence Genus  
4 ## Design    : SHA256  
5 ## Target   : 750 MHz (1.333 ns)  
6 #####  
7  
8 #####  
9 ## Print system information (useful for debugging & runtime comparison)  
10 #####  
11 if {[file exists /proc/cpuinfo]} {  
12     sh grep "model name" /proc/cpuinfo ;# Print CPU model  
13     sh grep "cpu MHz"      /proc/cpuinfo ;# Print CPU frequency  
14 }  
15  
16 puts "Hostname : [info hostname]"          ;# Print machine hostname  
17  
18  
19 #####  
20 ## Global Variables  
21 #####  
22 set DESIGN sha256                         ;# Top module name  
23 set GEN_EFF medium                        ;# Generic synthesis effort  
24 set MAP_OPT_EFF high                      ;# Mapping & optimization effort  
25  
26  
27 # Create time-stamped directories to avoid overwriting old runs  
28 set DATE [clock format [clock seconds] -format "%b%d-%T"]  
29 set _OUTPUTS_PATH outputs_${DATE}  
30 set _REPORTS_PATH reports_${DATE}  
31 set _LOG_PATH logs_${DATE}  
32  
33  
34 #####  
35 ## Search Paths & Tool Configuration  
36 #####  
37  
38 # Library search path (.lib)  
39 set_db / .init_lib_search_path{/home/TMSY/genus_work/sha256_fast_250MHz/lib_search_path}  
40  
41 # Script search path  
42 set_db / .script_search_path{/home/TMSY/genus_work/sha256_fast_250MHz/script_search_path}  
43  
44 # RTL search path  
45 set_db / .init_hdl_search_path{/home/TMSY/verilog}  
46  
47 # Limit number of CPUs used by Genus  
48 set_db / .max_cpus_per_server 8  
49  
50 # Increase verbosity for better debug visibility  
51 set_db / .information_level 7
```

```

52
53
54 ##### Library & Physical Setup #####
55 ## Library & Physical Setup
56 #####
57
58 # Read timing library (FAST corner)
59 read_libs "fast.lib"
60
61 # Read LEF for physical cell information
62 read_physical -lef "gsclib045.fixed2.lef"
63
64 # RC estimation using capacitance table (pre-route)
65 set_db / .cap_table_file {/home/TMSY/logical_synthesis_sh-
a256_fast/lib_search_path/captbl/best/capTable}
66
67
68 ##### Power Optimization Settings #####
69 ## Power Optimization Settings
70 #####
71
72 # Allow Genus to insert integrated clock gating cells
73 set_db / .lp_insert_clock_gating true
74
75
76 ##### RTL & Elaborate Design #####
77 ## Read RTL & Elaborate Design
78 #####
79
80 # Read all RTL source files
81 read_hdl "$DESIGN.v sha256_core.v sha256_k_constants.v sha256_stream.v sha256_w_mem.v"
82
83 # Elaborate the top design
84 elaborate $DESIGN
85
86 puts "Runtime & Memory after 'read_hdl'"
87
88 # Check for unresolved references or missing modules
89 check_design -unresolved
90
91
92 ##### Timing Constraints (SDC) #####
93 ## Timing Constraints (SDC)
94 #####
95
96 # Read timing constraints file
97 read_sdc "/home/TMSY/genus_work/sha256_fast_1.333ns_750MHz/sha256_fast.sdc"
98
99 # Verify clocks, IO delays, and timing intent
100 check_timing_intent
101
102
103 ##### Create Output Directories #####
104 ## Create Output Directories

```

```

105 #####
106 if {![_LOG_PATH]} {
107   file mkdir ${_LOG_PATH}
108 }
109
110 if {![_OUTPUTS_PATH]} {
111   file mkdir ${_OUTPUTS_PATH}
112 }
113
114 if {![_REPORTS_PATH]} {
115   file mkdir ${_REPORTS_PATH}
116 }
117
118 #####
119 ## Cost Group Definition (Timing Classification)
120 #####
121 #####
122
123 # Remove any existing cost groups
124 delete_obj [vfind /designs/* -cost_group *]
125
126 # Define cost groups only if registers exist
127 if {[llength [all_registers]] > 0} {
128
129   define_cost_group -name I2C -design $DESIGN      ;# Input -> Register
130   define_cost_group -name C2O -design $DESIGN      ;# Register -> Output
131   define_cost_group -name C2C -design $DESIGN      ;# Register -> Register
132
133   path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
134   path_group -from [all_registers] -to [all_outputs]    -group C2O -name C2O
135   path_group -from [all_inputs]      -to [all_registers] -group I2C -name I2C
136 }
137
138 # Input -> Output paths
139 define_cost_group -name I2O -design $DESIGN
140 path_group -from [all_inputs] -to [all_outputs] -group I2O -name I2O
141
142 # Pre-synthesis timing reports
143 foreach cg [vfind / -cost_group *] {
144   report_timing -group [list $cg] >> ${_REPORTS_PATH}/${DESIGN}_pretim.rpt
145 }
146
147 #####
148 ## Generic Synthesis (RTL -> Generic Logic)
149 #####
150 #####
151
152 set_db / .syn_generic_effort $GEN_EFF
153
154 # Perform generic synthesis
155 syn_generic
156
157 puts "Runtime & Memory after 'syn_generic'"
158 time_info GENERIC

```

```

159
160 # Datapath inference report (adders, muxes, shifters)
161 report_dp > ${_REPORTS_PATH}/generic/${DESIGN}_datapath.rpt
162
163 # Save design snapshot
164 write_snapshot -outdir ${_REPORTS_PATH} -tag generic
165
166 # QoR summary
167 report_summary -directory ${_REPORTS_PATH}
168
169
170 ##########
171 ## Technology Mapping (Generic → Standard Cells)
172 #########
173
174 set_db / .syn_map_effort $MAP_OPT_EFF
175
176 # Map design to standard cells
177 syn_map
178
179 puts "Runtime & Memory after 'syn_map'"
180
181 # Save mapped snapshot
182 write_snapshot -outdir ${_REPORTS_PATH} -tag map
183
184 # QoR summary
185 report_summary -directory ${_REPORTS_PATH}
186
187 # Datapath report after mapping
188 report_dp > ${_REPORTS_PATH}/map/${DESIGN}_datapath.rpt
189
190 # Post-map timing per cost group
191 foreach cg [vfind / -cost_group *] {
192   report_timing -group [list $cg] > ${_REPORTS_PATH}/${DESIGN}_-[vbasename $cg]_post_map.rpt
193 }
194
195 # Generate RTL → mapped LEC script
196 write_do_lec \
197   -revised_design fv_map \
198   -logfile ${_LOG_PATH}/rtl2intermediate.lec.log \
199   > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
200
201
202 ##########
203 ## Incremental Optimization
204 #########
205
206 # Remove continuous assigns
207 set_db / .remove_assigns true
208
209 # Replace constants using unique tie-hi / tie-lo cells
210 set_db / .use_tiehilo_for_const unique
211
212 # Incremental optimization (faster & safer)

```

```

213 syn_opt -incremental
214
215 # Save optimized snapshot
216 write_snapshot -outdir $_REPORTS_PATH -tag syn_opt_incr
217
218 # QoR summary
219 report_summary -directory $_REPORTS_PATH
220
221 puts "Runtime & Memory after 'syn_opt'"
222 time_info OPT
223
224 # Post-opt timing
225 foreach cg [vfind / -cost_group *] {
226   report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_-[vbasename $cg]_post_opt.rpt
227 }
228
229 #####
230 ###### Final Reports & Netlist Generation
231 #####
232 #####
233
234 # Final datapath report
235 report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
236
237 # Tool messages
238 report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
239
240 # Final snapshot
241 write_snapshot -outdir $_REPORTS_PATH -tag final
242 report_summary -directory $_REPORTS_PATH
243
244 # Write gate-level netlist
245 write_hdl > ${_OUTPUTS_PATH}/${DESIGN}_m.v
246
247 # Save Genus script
248 write_script > ${_OUTPUTS_PATH}/${DESIGN}_m.script
249
250 # Write post-synthesis SDC
251 write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
252
253 #####
254 ###### Logical Equivalence Checking (LEC)
255 #####
256 #####
257
258 # Mapped → Final
259 write_do_lec \
260   -golden_design fv_map \
261   -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v \
262   -logfile ${_LOG_PATH}/intermediate2final.lec.log \
263   > ${_OUTPUTS_PATH}/intermediate2final.lec.do
264
265 # RTL → Final
266 write_do_lec \

```

```
267 -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v \
268 -logfile ${_LOG_PATH}/rtl2final.lec.log \
269 > ${_OUTPUTS_PATH}/rtl2final.lec.do
270
271
272 ##### Finalization
273 ## Finalization
274 #####
275
276 puts "=====
277 puts "Synthesis Finished ...."
278 puts "====="
279
280 # Archive stdout log
281 file copy [get_db / .stdout_log] ${_LOG_PATH}/.
282
283 # Save Genus database
284 write_db -to_file synthesized.db
285
286 ## quit ;# Uncomment if running in batch mode
287
```