
Lecture 19: Pipelining

Today's topics:

- Hazards and instruction scheduling
- Branch prediction
- Out-of-order execution

Problem 4

A 7 or 9 stage pipeline



lw \$1, 8(\$2)

add \$4, \$1, \$3

Problem 4

Without bypassing: 4 stalls

IF:IF:DE:DE:RR:AL:DM:DM:RW

IF: IF: DE:DE:DE:DE:DE:RR:AL:RW

With bypassing: 2 stalls

IF:IF:DE:DE:RR:AL:DM:DM:RW

IF: IF: DE:DE:DE:DE:RR:AL:RW


\$1, 8(\$2) lw IF Dec IF Dec RR **ALU** RW \$4, \$1, \$3 add **ALU RW** DM DM 3

Control Hazards


Simple techniques to handle control hazard stalls:


- for every branch, introduce a stall cycle (note: every 6th instruction is a branch!)
- assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instruction
- fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost
 - make a smarter guess and fetch instructions from the expected target

Branch Delay Slots




Source: H&P textbook






Pipeline without Branch Predictor



Pipeline with Branch Predictor




2-Bit Prediction

For each branch, maintain a 2-bit saturating counter: if the branch is taken: counter = min(3,counter+1) if the branch is not taken: counter = max(0,counter-1) ... sound familiar?

If (counter >= 2), predict taken, else predict not taken


The counter attempts to capture the common case for each branch

2-Bit Prediction



2-Bit Prediction

2-bit Saturating Counter




Iteration	Prediction	Actual	Mispredict?	State
1	NT	T	Υ	Strong NT
2	NT	T	Υ	Weak NT
3	Т	Т		Weak T
4	Т	NT	Υ	Strong T
•••				
1	Т	Т		Weak T
2	Т	Т		Strong T
3	Т	T		Strong T
4	Т	NT	Υ	Strong T

Only 1 Mispredict

19

Bimodal Predictor




Slowdowns from Stalls

Perfect pipelining with no hazards [] an instruction completes every cycle (total cycles ~ num instructions) [] speedup = increase in clock speed = num pipeline stages

With hazards and stalls, some cycles (= stall time) go by during which no instruction completes, and then the stalled instruction completes

Total cycles = number of instructions + stall cycles

Multicycle Instructions




© 2003 Elsevier Science (USA). All rights reserved.

Multiple parallel pipelines – each pipeline can have a different number of stages

Instructions can now complete out of order – must make sure that writes to a register happen in the correct order

An Out-of-Order Processor Implementation



Slowdowns from Stalls





FIGURE 4.72 The three primary units of a dynamically scheduled pipeline. The final step of updating the state is also called retirement or graduation.

16




Description	Name	Instruction Count x 10 ⁹	CPI	Clock cycle time (seconds x 10 ⁻⁹)	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	_	_	_	_	_	_	25.7

The formula for the geometric mean is

$$\sqrt[n]{\prod_{i=1}^{n} \text{Execution time ratio}_{i}}$$

where Execution time ratio, is the execution time, normalized to the reference computer, for the ith program of a total of n in the workload, and

$$\prod_{i=1}^{n} a_i$$
 means the product $a_1 \times a_2 \times ... \times a_n$






FIGURE 4.79 Percentage of branch mispredictions and wasted work due to unfruitful speculation of Intel Core i7 920 running SPEC2006 integer benchmarks.

ARM Cortex Roadmap

Performance and scalability for a diverse range of applications

Previous	Armv6	- 1	Armv7	Armv8	
Armv5	Armv6		Armv7-A	Armv8-A	
Arm968E-S Arm946E-S Arm926EJ-S		Ą	Cortex-A17 Cortex-A15	Cortex-A73 Cortex-A75 Cortex-A57 Cortex-A72	High performance
	Arm11MPCore Arm1176JZ(F)-S Arm1136J(F)-S	Cortex-A	Cortex-A9 Cortex-A8	Cortex-A53 Cortex-A55	High efficiency
		٥	Cortex-A7 Cortex-A5	Cortex-A35 Cortex-A32	Ultra high efficiency
		~ [Armv7-R	Armv8-R	
	Arm1156T2(F)-S	Cortex-R	Cortex-R8 Cortex-R7 Cortex-R5 Cortex-R4	Cortex-R52	Real time
Armv4 Arm7TDMI Arm920T	Armv6-M	Г	Armv7-M	Armv8-M	High
	≥		Cortex-M7	- New to Williams	performance
	tex l		Cortex-M4 Cortex-M3	Cortex-M33	Performance efficiency
	Cortex-M0+ Cortex-M0			Cortex-M23	Lowest power and area

© 2017 Arm Limited

Cortex A7 Pipeline In-Order Execution





Figure 1 Cortex-A7 Pipeline

Cortex A53 Pipeline In-Order Execution



Cortex A8 Pipeline In-Order Execution

Processor	ARM A8	Intel Core i7 920
Market	Personal Mobile Device	Server, Cloud
Thermal design power	2 Watts	130 Watts
Clock rate	1 GHz	2.66 GHz
Cores/Chip	1	4
Floating point?	No	Yes
Multiple Issue?	Dynamic	Dynamic
Peak instructions/clock cycle	2	4
Pipeline Stages	14	14
Pipeline schedule	Static In-order	Dynamic Out-of-order with Speculation
Branch prediction	2-level	2-level
1st level caches / core	32 KiB I, 32 KiB D	32 KiB I, 32 KiB D
2nd level cache / core	128 - 1024 KiB	256 KiB
3rd level cache (shared)		2 - 8 MiB

FIGURE 4.74 Specification of the ARM Cortex-A8 and the Intel Core i7 920.

Cortex A8 Pipeline In-Order Execution




FIGURE 4.75 The A8 pipeline. The first three stages fetch instructions into a 12-entry instruction fetch buffer. The *Address Generation Unit* (AGU) uses a *Branch Target Buffer* (BTB), *Global History Buffer* (GHB), and a *Return Stack* (RS) to predict branches to try to keep the fetch queue full. Instruction decode is five stages and instruction execution is six stages.

CPI ARM Cortex A8 SPEC2000




FIGURE 4.76 CPI on ARM Cortex A8 for the Minnespec benchmarks, which are small versions of the SPEC2000 benchmarks. These benchmarks use the much smaller inputs to reduce running time by several orders of magnitude. The smaller size significantly *underestimates* the CPI impact of the memory hierarchy (See Chapter 5).

Cortex A15 Pipeline Out-Order Execution





Figure 2 Cortex-A15 Pipeline

Herz des Raspberry Pi 4: Broadcom BCM2711

Das System-on-Chip (SoC) BCM2711 vereint nicht nur vier CPU-Kerne mit einer GPU, sondern enthält auch Controller für viele Schnittstellen.



Cortex A72

