



# Files needed



# Make a folder and keep these file – run.tcl

- ##### Template Script for RTL->Gate-Level Flow (generated from GENUS 17.10-p007\_1)
- #####
- ## Library setup
- #####
- set\_db / .library { "../LIB/slow.lib" "../LIB/fast.lib" }
- ## PLE
- set\_db / .lef\_library { "../LEF/gsclib045\_tech.lef" "../LEF/gsclib045\_macro.lef" }
- ## Provide either cap\_table\_file or the qrc\_tech\_file
- ##set\_db / .cap\_table\_file <file>
- #set\_db / .qrc\_tech\_file <file>
- ##set\_db / .lp\_insert\_clock\_gating true
- if {[file exists /proc/cpuinfo]}{
- sh grep "model name" /proc/cpuinfo
- sh grep "cpu MHz" /proc/cpuinfo
- }
- puts "Hostname : [info hostname]"

# Keep this under RTL folder counter\_4b.v



- ``timescale 1ns/1ps`
- `module counter_4b(lclk,lrst,count);`
- `input lclk,lrst;`
- `output reg [3:0] count;`
- `always @(posedge lclk or posedge lrst)`
- `begin`
- `if(lrst)`
- `count=0;`
- `else`
- `count=count+1;`
- `end`
- `endmodule`

# Under constraints counter\_4b.sdc

- `create_clock -name lclk -period 8.0 -waveform {0 4} [get_ports "lclk"]`
- `set_clock_transition -rise 0.1 "lclk"`
- `set_clock_transition -fall 0.1 "lclk"`
- `set_clock_uncertainty 0.1 "lclk"`
- `set_input_delay -max 1 [get_ports "lrst"] -clock [get_clocks "lclk"]`
- `set_output_delay -max 1 [get_ports "count"] -clock [get_clocks "lclk"]`

# Start from cadence terminal

- `Cmd > csh`
- `Cmd > source cshrc`
- Go to design folder
- `cmd>genus -f run.tcl`
- `Cmd>gui_show`
- Click + select schematic
- You will see sch– similar to this `
- `Cmd> innovus`
- New window will open... leave it as is



# Create this file under workarea

## Default.globals

- `set conf_qxconf_file {NULL}`
- `set conf_qxlib_file {NULL}`
- `set defHierChar {/}`
- `set init_design_settop 0`
- `set init_gnd_net {VSS}`
- `set init_pwr_net {VDD}`
- `set init_lef_file {"../LEF/gsclib045_tech.lef"  
"../LEF/gsclib045_macro.lef"}`




# Create this file in workarea Default.view

- # Version:1.0 MMMC View Definition File
- # Do Not Remove Above Line
- create\_library\_set -name MAX\_lib -timing "../LIB/slow.lib"
- create\_library\_set -name MIN\_lib -timing "../LIB/fast.lib"
- create\_constraint\_mode -name Constraints -sdc\_files {counter\_4b\_m.sdc}
- create\_constraint\_mode -name Constraints2 -sdc\_files {counter\_4b\_m.sdc}
- create\_timing\_condition -name worst\_t -library\_sets MAX\_lib
- create\_timing\_condition -name best\_t -library\_sets MIN\_lib
- create\_delay\_corner -name worst -timing\_condition {worst\_t}
- create\_delay\_corner -name best -timing\_condition {best\_t}
- create\_analysis\_view -name Worst\_delay -constraint\_mode {Constraints} -delay\_corner {worst}
- create\_analysis\_view -name Best\_delay -constraint\_mode {Constraints2} -delay\_corner {best}
- set\_analysis\_view -setup {Worst\_delay} -hold {Best\_delay}

# On innovus terminal copy past these


- `cmd>source Default.globals`

# Now Import design (\_m.v is in the project folder not output folder)



Seq is important

Do not click this  
Else you have to create the file again



Specify Floorplan — vlsiwilp

Basic Advanced

**Design Dimensions**

Specify By: ☒ Size ☐ Die/IO/Core Coordinates

☒ Core Size by: ☐ Aspect Ratio: Ratio (H/W): 711967546

☒ Core Utilization: 0.699797

☐ Cell Utilization: 0.699797

☒ Dimension: Width: 80

Height: 80

☐ Die Size by: Width: 9.86

Height: 6.84

Core Margins by: ☒ Core to IO Boundary

☐ Core to Die Boundary

Core to Left: 8.0 Core to Top: 8.0


Core to Right: 8.0 Core to Bottom: 8.0


Die Size Calculation Use: ☐ Max IO Height ☒ Min IO Height

Floorplan Origin at: ☒ Lower Left Corner ☐ Center


Unit: Micron

OK Apply Cancel Help






# VDD and VSS to be added separately







# Add net VSS VDD rest leave as is




# Add net VSS VDD rest leave as is







# Add net VSS VDD rest leave as is







3.13 - /home/2024ht08533\_wilp.bits-pilani.ac./c












Place — vlsiwilp

☒ Run Full Placement ☐ Run Incremental Placement ☐ Run Placement In Floorplan Mode

**Optimization Options**

☒ Include Pre-Place Optimization

Number of Local CPU(s): 1



Mode Setup — vlsiwilp

**List of Modes**

- CTS
- EarlyGlobalRoute
- EndCap
- Filler
- NanoRoute
- OasisOut
- Optimization
- Placement**
- ScanReorder
- StreamOut
- TieHiLo

**Placement Mode**

☒ Placement ☐ RefinePlace

☒ Congestion Effort  
☐ Low ☒ Medium ☐ High ☐ Auto

☐ Run Placement In FloorPlan Mode

☒ Run Timing Driven Placement

☒ Enable Clock Gating Awareness

☐ Enable Power Driven

☒ Ignore Scan Connections

☒ Reorder Scan Connection

☐ Ignore Spare Cell Connections

☒ Place IO Pins


☐ Hierarchy Aware Spare Cell Placement

☐ Specify Maximum Density


Layers Checked For Pin Access

Specify Maximum Routing Layer 1


Zoom in and out you will see small ckt



# Timing report\_timing =pre\_cts





# Timing-report\_timing-pre\_cts works



- On innovus command prompt type
- Cmd> report\_area
- Cmd>report\_power

# Optimization – this will run for some time – just wait



# Copy this on innovus\_command line – does not work still



- `create_route_rule -width {M1: 0.12 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14} -spacing {M1 0.12 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14} -name 2w2s`
- `create_route_type -name clkroute -route_rule 2w2s -bottom_preferred_layer M5 -top_preferred_layer M6`
- `set_ccopt_property route_type clk route -net_type trunk`
- `set_ccopt_property route_type clkroute -net_type leaf`
- `set_ccopt_property buffer_cells {CLKBUFX8 CLKBUFX12}`
- `set_ccopt_property inverter_cells {CLKINVX8 CLKINVX12}`
- `set_ccopt_property clock_gating_cells TLATNTSCA*`
- `create_ccopt_clock_tree_spec -file ccopt.spec`


# Next – does not work still for completeness sake

- `Cmd>source ccopt.spec`




Since previous setup does not work as to use default setup  
When u say okay you will see clock tree





# Post CTS setup and hold– you should see log




```
time_design Summary
-----
Setup views included:
Worst_delay

+-----+-----+-----+
| Setup mode | all | reg2reg | default |
+-----+-----+-----+
| WNS (ns):  | 14.675 | 15.148 | 14.675 |
| TNS (ns):  | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 12 | 4 | 8 |
+-----+-----+-----+

+-----+-----+-----+
| DRVs | Real | Total |
|-----+-----+-----|
| Nr nets(terms) | Worst Vio | Nr nets(terms) |
+-----+-----+-----+
| max_cap | 0 (0) | 0.000 | 0 (0) |
| max_tran | 0 (0) | 0.000 | 0 (0) |
| max_fanout | 0 (0) | 0 | 0 (0) |
| max_length | 0 (0) | 0 | 0 (0) |
+-----+-----+-----+

Density: 0.591%
Routing Overflow: 0.00% H and 0.00% V

Reported timing to dir timingReports
Total CPU time: 0.49 sec
Total Real time: 2.0 sec
Total Memory Usage: 3297.0625 Mbytes
*** time_design #2 [finish] () : cpu/real = 0:00:00.5/0:00:01.7 (0.3), totSession cpu/real = 0:00:00.5/0:00:01.7 (0.3), totSession mem/real = 0:00:00.5/0:00:01.7 (0.3)
```



```
|NumPaths=12,Time=8946 microseconds|
|-----|
OptSummary:
-----
time_design Summary
-----
Hold views included:
Best_delay

+-----+-----+-----+
| Hold mode | all | reg2reg | default |
+-----+-----+-----+
| WNS (ns): | 0.081 | 0.081 | 0.295 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 12 | 4 | 8 |
+-----+-----+-----+



Density: 0.591%
Routing Overflow: 0.00% H and 0.00% V

Reported timing to dir timingReports
Total CPU time: 0.51 sec
Total Real time: 1.0 sec
Total Memory Usage: 3287.546875 Mbytes
*** time_design #3 [finish] () : cpu/real = 0:00:00.5/0:00:00.6 (0.8), totSession cpu/real = 0:02:41.5/0:40:38.
@IDEVlinnovus_662
```


- Cmd> report\_area
- Cmd>report\_power



# Routing optimization – will take some time for running



# Post routing setup /hold/area /power report



This screenshot shows the 'Basic' tab of a configuration dialog. The 'Use Existing Extraction and Timing Data' checkbox is checked. Under 'Design Stage', 'Post-Route' is selected. Under 'Analysis Type', 'Setup' is selected. The 'Reporting Options' section contains three text fields: 'Number of Paths' with the value '50', 'Report file(s) Prefix' with 'counter\_4b', and 'Output Directory' with 'timingReports'. At the bottom are buttons for 'OK', 'Apply', 'Cancel', and 'Help'.

Basic Advanced

☒ Use Existing Extraction and Timing Data

**Design Stage**

☐ Pre-Place ☐ Pre-CTS ☐ Post-CTS ☒ Post-Route ☐ Sign-Off

**Analysis Type**

☒ Setup ☐ Hold


**Reporting Options**

Number of Paths: 50

Report file(s) Prefix: counter\_4b

Output Directory: timingReports

OK Apply Cancel Help



This screenshot shows the 'Advanced' tab of the same configuration dialog. The 'Use Existing Extraction and Timing Data' checkbox is checked. Under 'Design Stage', 'Post-Route' is selected. Under 'Analysis Type', 'Hold' is selected. The 'Reporting Options' section contains three text fields: 'Number of Paths' with the value '50', 'Report file(s) Prefix' with 'counter\_4b', and 'Output Directory' with 'timingReports'. At the bottom are buttons for 'OK', 'Apply', 'Cancel', and 'Help'.

Basic Advanced

☒ Use Existing Extraction and Timing Data

**Design Stage**

☐ Pre-Place ☐ Pre-CTS ☐ Post-CTS ☒ Post-Route ☐ Sign-Off

**Analysis Type**

☐ Setup ☒ Hold

**Reporting Options**


Number of Paths: 50

Report file(s) Prefix: counter\_4b

Output Directory: timingReports

OK Apply Cancel Help

# Logs available





Save design and netlist & gds.. Gives some error.. Just ingoring for the time

