Files needed



Make a folder and keep these file – run.tcl



Keep this under RTL folder counter_4b.v

- `timescale 1ns/1ps
- module counter_4b(lclk,lrst,count);
- input lclk,lrst;
- output reg [3:0] count;
- always @(posedge lclk or posedge lrst)
- begin
- if(lrst)
- count=0;
- else
- count=count+1;
- end
- endmodule


Under constraints counter_4b.sdc

- create_clock -name lclk -period 8.0 -waveform {0 4} [get_ports "lclk"]
- set_clock_transition -rise 0.1 "lclk"
- set_clock_transition -fall 0.1 "lclk"
- set_clock_uncertainty 0.1 "lclk"
- set_input_delay -max 1 [get_ports "lrst"] -clock [get_clocks "lclk"]
- set_output_delay -max 1 [get_ports "count"] -clock [get_clocks "lclk"]

Start from cadence terminal

- Cmd >csh
- Cmd >source cshrc
- Go to design folder
- cmd>genus –f run.tcl
- Cmd>gui_show
- Click + select schematic
- You will see sch—similar to this `
- Cmd> innovus
- New window will open... leave it as is

Genus(TM) Synthesis Solution 23.1 - /home/2 File DFT Floorplan Power Timing Tools Windows Help Design Browser <u>L</u>ayout × <u>L</u>ayout StdCells <u>S</u>chematic HDL Viewer ⊟ Hier Cell - counter Design Browser ⊕ Terms (6) Object Attributes ⊕- Nets (13) ± StdCells (8)



Create this file under workarea Default.globals

- set conf_qxconf_file {NULL}
- set conf_qxlib_file {NULL}
- set defHierChar {/}
- set init_design_settop 0
- set init_gnd_net {VSS}
- set init_pwr_net {VDD}
- set init_lef_file {"../LEF/gsclib045_tech.lef"
 "../LEF/gsclib045_macro.lef"}


Create this file in workarea Default.view

- # Version: 1.0 MMMC View Definition File
- # Do Not Remove Above Line
- create_library_set -name MAX_lib -timing "../LIB/slow.lib"
- create_library_set -name MIN_lib -timing "../LIB/fast.lib"
- create_constraint_mode -name Constraints -sdc_files {counter_4b_m.sdc}
- create_constraint_mode -name Constraints2 -sdc_files {counter_4b_m.sdc}
- create timing condition -name worst t-library sets MAX lib
- create_timing_condition -name best_t -library_sets MIN_lib
- create_delay_corner -name worst -timing_condition {worst_t}
- create_delay_corner -name best -timing_condition {best_t}
- create_analysis_view -name Worst_delay -constraint_mode {Constraints} -delay_corner {worst}
- create_analysis_view -name Best_delay -constraint_mode {Constraints2} -delay_corner {best}
- set_analysis_view -setup {Worst_delay} -hold {Best_delay}

On innovus terminal copy past these


• cmd>source Default.globals


Now Import design (_m.v is in the project folder not output folder)




Seq is important

Do not click this
Else you have to create the file aga








n System 23.13 - /home/2024ht08533_wilp.t orpl<u>a</u>n Po<u>w</u>er <u>P</u>lace EC<u>O</u> <u>C</u>lock <u>R</u>oute <u>T</u>imin Connect Global Nets... Multiple Supply Voltage Power Planning Power Analysis Rail Analysis Packag<u>e</u> Repor<u>t</u> Generate Thermal Result...


VDD and VSS to be added separately




Add net VSS VDD rest leave as is




Add net VSS VDD rest leave as is





Add net VSS VDD rest leave as is







3.13 - /home/2024ht08533_wilp.bits-pilani.ac./c




















Zoom in and out you will see small ckt



Timing report_timing = pre_cts





Timing -report_timing -pre_cts works



- On innovus command prompt type
- Cmd> report_area
- Cmd>report_power

Otimization – this will run for some time – just wait






Copy this on innovus_command line – does not work still


- create_route_rule -width {M1: 0.12 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14} -spacing {M1 0.12 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14} -name 2w2s
- create_route_type -name clkroute -route_rule 2w2s -bottom_preferred_layer M5 top_preferred_layer M6
- set_ccopt_property route_type clk route -net_type trunk
- set_ccopt_property route_type clkroute -net_type leaf
- set_ccopt_property buffer_cells {CLKBUFX8 CLKBUFX12}
- set_ccopt_property inverter_cells {CLKINVX8 CLKINVX12}
- set_ccopt_property clock_gating_cells TLATNTSCA*
- create_ccopt_clock_tree_spec -file ccopt.spec


Next – does not work still for completeness sake

• Cmd>source ccopt.spec


Since previous setup doe not work as to use default setup When u say okay you will see clock tree









Post CTS setup and hold—you should see log









```
|NumPaths=12,Time=8946 microseconds
Hold views included:
Best_delay
                   | all | reg2reg | default |
           WNS (ns): | 0.081 | 0.081 | 0.295
           TNS (ns): | 0.000
                             0.000 | 0.000
    Violating Paths:|
          All Paths: 12
Density: 0.591%
Routing Overflow: 0.00% H and 0.00% V
Reported timing to dir timingReports
Total CPU time: 0.51 sec
Total Real time: 1.0 sec
Total Memory Usage: 3287.546875 Mbytes
*** time_design #3 [finish] () : cpu/real = 0:00:00.5/0:00:00.6 (0.8), totSession cpu/real = 0:02:41.5/0:40:38
```


- Cmd> report_area
- Cmd>report_power

Routing optimization – will take some time for running





Post routing setup /hold/area /power report



Logs available



Save design and netlist & gds.. Gives some error.. Just ingoring for the time