Национальный исследовательский ядерный университет «МИФИ»



Факультет Кибернетики и информационной безопасности Кафедра «Компьютерные системы и технологии»

ОТЧЕТ

по выполнению лабораторного практикума по курсу «Функционально-логическое моделирование и автоматизация проектирования»

Студент гр. Б19-503	/Новиков Т.И. /
Руководитель	 / Ёхин М.Н. /

Москва 2022

1. Задание

На рисунке 1.1 представлено задание для разработки

многофункционального регистра.

- 1						ВАРИАНТ 108
1	_					Микрооперация
ACI	RI	EN	Y0	Y1	Y2	
1		X	X	X	X	Асинхронная установка в «0»
0		1	0	0	0	Параллельная загрузка по каналу X – нечетные разряды, по каналу Z – четные разряды
0		1	0	0	1	Логический сдвиг влево на количество разрядов, определяемое кодом X2,Z2
0		1	0	1	0	Арифм. сдвиг вправо (доп. код)
0		1	0	1	1	Маскирование содержимого регистра кодом канала X
0		1	1	0	0	Изменение знака числа (доп. код)
0		1	1	0	1	Загрузка поразрядной конъюнкции канала Z и содержимого регистра
0		1	1	1	X	Загрузка суммы учетверенного количества нулей в разрядах 2 и 3 в канале X и количества единиц в первой группе справа в канале Z

Рисунок 1.1 – Задание

2. Графическое представление МФР На рисунке 1.2 представлено графическое представление МФР на уровне функциональных модулей.




Рисунок 1.2 – Графическое представление МФР

3. Код программы

Ниже представлен код программы, написанный на VHDL.

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.Numeric_Std.all;
entity global_reg is
    port (
        -- Inputs
        CLR:
               in std_logic;
        EN:
               in std logic;
        C:
               in std_logic;
        Y:
               in std_logic_vector(2 downto 0);
        X:
               in std_logic_vector(3 downto 0);
               in std logic_vector(3 downto 0);
        Z:
        -- For logic compliment
        SHIFT0: in std logic;
        SHIFT1: in std logic;
        SHIFT2: in std_logic;
        -- Outputs
                buffer std_logic_vector(3 downto 0)
        D:
    );
end global_reg;
architecture global_reg_arch of global_reg is
    signal s0: std_logic_vector(3 downto 0);
    signal s1: std_logic_vector(3 downto 0);
    signal s2: std_logic_vector(3 downto 0);
    signal s3: std_logic_vector(3 downto 0);
    signal s4: std logic vector(3 downto 0);
    signal s5: std_logic_vector(3 downto 0);
    signal s6: std_logic_vector(3 downto 0);
    signal s_mux: std_logic_vector(3 downto 0);
    signal s_D: std_logic_vector(3 downto 0);
    component mux
       port(
```

```
s0: in std_logic_vector(3 downto 0);
           s1: in std_logic_vector(3 downto 0);
           s2: in std_logic_vector(3 downto 0);
           s3: in std_logic_vector(3 downto 0);
           s4: in std_logic_vector(3 downto 0);
           s5: in std_logic_vector(3 downto 0);
           s6: in std logic vector(3 downto 0);
           Y: in std_logic_vector(2 downto 0);
           s_mux: out std_logic_vector(3 downto 0)
       );
   end component;
   component reg
       port(
                        in std_logic_vector(3 downto 0);
           s_mux:
                        in std_logic;
           CLR:
           C:
                        in std_logic;
                        in std logic;
           EN:
                        buffer std logic vector(3 downto 0)
           s D:
       );
   end component;
   component outp
       port(
                     in std_logic_vector(3 downto 0);
           s_D:
           D:
                     buffer std logic vector(3 downto 0)
       );
   end component;
  Parallel load from X and Z
   component OP0
       port(
                   in std logic vector(3 downto 0);
           X:
                   in std_logic_vector(3 downto 0);
           Z:
                   out std logic vector(3 downto 0)
           s0:
       );
   end component;
-- Logic shift to left (compliments with 3 inputs)
   component OP1
       port(
                   in std logic vector(3 downto 0);
```

```
in std_logic_vector(3 downto 0);
         SHIFT0: in std_logic;
         SHIFT1: in std_logic;
         SHIFT2: in std logic;
                 in std_logic_vector(3 downto 0);
         D:
                 out std_logic_vector(3 downto 0)
         s1:
     );
 end component;
Arithmetic shift to right (compliments with sign)
 component OP2
     port(
                 in std_logic_vector(3 downto 0);
         D:
                out std logic vector(3 downto 0)
     );
 end component;
Masking D with chanel X
 component OP3
     port(
                 in std logic vector(3 downto 0);
         X:
                 in std_logic_vector(3 downto 0);
         D:
                 out std logic vector(3 downto 0)
     );
 end component;
Change sign of number
 component OP4
     port(
                 in std_logic_vector(3 downto 0);
         D:
                out std_logic_vector(3 downto 0)
         s4:
     );
 end component;
Logic and between D and Z
 component OP5
     port(
         D:
                 in std logic vector(3 downto 0);
                 in std_logic_vector(3 downto 0);
         Z:
         s5:
                 out std_logic_vector(3 downto 0)
     );
 end component;
```

```
-- Operation with zeros and ones
     component OP6
          port(
                        in std_logic_vector(3 downto 0);
               X:
                        in std_logic_vector(3 downto 0);
               Z:
               s6:
                        out std_logic_vector(3 downto 0)
          );
     end component;
begin
     F0: OP0 port map(
         X \Rightarrow X
          Z \Rightarrow Z
          s0 => s0
     );
     F1: OP1 port map(
         X \Rightarrow X,
          Z \Rightarrow Z,
          SHIFT0 => SHIFT0,
          SHIFT1 => SHIFT1,
         SHIFT2 => SHIFT2,
         D \Rightarrow D,
         s1 => s1
     );
     F2: OP2 port map(
         D \Rightarrow D,
          s2 => s2
     );
     F3: OP3 port map(
         X \Rightarrow X,
         D \Rightarrow D,
          s3 => s3
     );
     F4: OP4 port map(
         D \Rightarrow D,
          s4 \Rightarrow s4
     );
     F5: OP5 port map(
         D \Rightarrow D,
         Z \Rightarrow Z,
          s5 => s5
```

```
);
     F6: OP6 port map(
         X \Rightarrow X
          Z \Rightarrow Z
          s6 => s6
     );
     RG: reg port map(
         s_mux => s_mux,
         CLR => CLR,
          C \Rightarrow C
          EN \Rightarrow EN,
          s_D \Rightarrow s_D
     );
     M: mux port map(
         s0 \Rightarrow s0,
         s1 \Rightarrow s1,
          s2 \Rightarrow s2,
         s3 => s3,
         s4 \Rightarrow s4,
         s5 \Rightarrow s5,
          s6 \Rightarrow s6
          Y \Rightarrow Y
          s_mux => s_mux
     );
     OU: outp port map(
          s_D \Rightarrow s_D,
          D \Rightarrow D
     );
end global_reg_arch;
-- Parallel load from X and Z
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.Numeric_Std.all;
entity OP0 is
     port(
         X: in std_logic_vector(3 downto 0);
          Z:
                    in std_logic_vector(3 downto 0);
```

```
out std_logic_vector(3 downto 0)
        s0:
    );
end OP0;
architecture OPO_arch of OPO is
begin
    process (X, Z) is
    begin
        s0(3) \leftarrow X(3);
        s0(2) <= Z(2);
        s0(1) <= X(1);
        s0(0) <= Z(0);
    end process;
end OP0_arch;
-- Logic shift to left (compliments with 3 inputs)
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.Numeric Std.all;
entity OP1 is
    port(
                in std_logic_vector(3 downto 0);
        X:
                in std_logic_vector(3 downto 0);
        SHIFT0: in std_logic;
        SHIFT1: in std_logic;
        SHIFT2: in std logic;
                in std_logic_vector(3 downto 0);
        D:
        s1: out std logic vector(3 downto 0)
    );
end OP1;
architecture OP1_arch of OP1 is
begin
    process (X, Z, SHIFT0, SHIFT1, SHIFT2, D) is
    begin
        if (X(2) = '0' \text{ and } Z(2) = '0') then
             s1 <= D;
        elsif (X(2) = '0') and Z(2) = '1') then
             s1(3) \leftarrow D(2);
             s1(2) \leftarrow D(1);
             s1(1) \leftarrow D(0);
             s1(0) <= SHIFT0;
```

```
elsif (X(2) = '1' \text{ and } Z(2) = '0') then
             s1(3) \leftarrow D(1);
             s1(2) \leftarrow D(0);
             s1(1) <= SHIFT1;</pre>
             s1(0) <= SHIFT0;
         elsif (X(2) = '1' \text{ and } Z(2) = '1') then
             s1(3) \leftarrow D(0);
             s1(2) \leftarrow SHIFT_2;
             s1(1) \leftarrow SHIFT_1;
             s1(0) <= SHIFT0;
         end if;
    end process;
end OP1_arch;
-- Arithmetic shift to right (compliments with sign)
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.Numeric_Std.all;
entity OP2 is
    port(
        D: in std_logic_vector(3 downto 0);
        s2: out std_logic_vector(3 downto 0)
    );
end OP2;
architecture OP2 arch of OP2 is
begin
    process (D) is
    begin
         s2(0) \leftarrow D(1);
         s2(1) \leftarrow D(2);
         s2(2) \leftarrow D(3);
         s2(3) \leftarrow D(3);
    end process;
end OP2 arch;
-- Masking D with chanel X
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.Numeric_Std.all;
entity OP3 is
 port(
```

```
in std_logic_vector(3 downto 0);
        X:
                in std_logic_vector(3 downto 0);
        D:
                out std_logic_vector(3 downto 0)
        s3:
    );
end OP3;
architecture OP3 arch of OP3 is
begin
    process (D, X) is
    begin
        for i in 0 to 3 loop
            s3(i) \leftarrow D(i) \text{ and } X(i);
        end loop;
    end process;
end OP3_arch;
-- Change sign of number
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.Numeric_Std.all;
entity OP4 is
    port(
            in std_logic_vector(3 downto 0);
        s4: out std_logic_vector(3 downto 0)
    );
end OP4;
architecture OP4 arch of OP4 is
begin
    process (D) is
        variable buf_vector : std_logic_vector(3 downto 0);
        variable buf : std_logic;
        variable buf2 : std logic;
    begin
        buf vector := D;
        buf_vector(0) := not buf_vector(0);
        buf_vector(1) := not buf_vector(1);
        buf vector(2) := not buf vector(2);
        buf vector(3) := not buf vector(3);
        buf := '1';
        buf2 := buf vector(0);
```

```
buf_vector(0) := (buf_vector(0) and (not buf)) or ((not
buf vector(0)) and buf);
        buf := buf2 and buf;
        buf2 := buf vector(1);
        buf_vector(1) := (buf_vector(1) and (not buf)) or ((not
buf vector(1)) and buf);
        buf := buf2 and buf;
        buf2 := buf_vector(2);
        buf_vector(2) := (buf_vector(2) and (not buf)) or ((not
buf_vector(2)) and buf);
        buf := buf2 and buf;
        buf_vector(3) := (buf_vector(3) and (not buf)) or ((not
buf_vector(3)) and buf);
        s4 <= buf_vector;</pre>
    end process;
end OP4 arch;
-- Logic and between D and Z (CHANGE)
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.Numeric_Std.all;
entity OP5 is
    port(
            in std_logic_vector(3 downto 0);
               in std logic vector(3 downto 0);
        Z:
        s5: out std_logic_vector(3 downto 0)
    );
end OP5;
architecture OP5 arch of OP5 is
begin
    process (D, Z) is
    begin
        for i in 0 to 3 loop
            s5(i) \leftarrow D(i) \text{ and } Z(i);
        end loop;
    end process;
end OP5 arch;
```

```
-- Operation with zeros and ones (CHANGE)
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.Numeric Std.all;
entity OP6 is
    port(
                in std logic vector(3 downto 0);
        X:
        Z:
                in std_logic_vector(3 downto 0);
        s6: out std logic vector(3 downto 0)
    );
end OP6;
architecture OP6 arch of OP6 is
begin
    process (X, Z) is
        variable zerosQuantity : integer := 0;
        variable firstGroupOnesQnt : integer := 0;
    begin
        if (X(3) = '1' \text{ and } X(2) = '1') then
             zerosQuantity := 0;
        elsif ((X(3) = '0' \text{ and } X(2) = '1') \text{ or } (X(3) = '1' \text{ and }
X(2) = (0) then
             zerosQuantity := 1;
             zerosQuantity := zerosQuantity * 4;
        elsif (X(3) = '0' \text{ and } X(2) = '0') then
             zerosQuantity := 2;
             zerosQuantity := zerosQuantity * 4;
        end if:
        if (Z = "0000") then
             firstGroupOnesQnt := 0;
        elsif (Z = "0001" or Z = "0010" or Z = "0100" or Z = "0100"
"0101" or Z = "1000"
              or Z = "1001" or Z = "1010" or Z = "1101") then
             firstGroupOnesQnt := 1;
        elsif (Z = "0011" or Z = "0110" or Z = "1011" or Z = "1011"
"1100") then
            firstGroupOnesQnt := 2;
        elsif (Z = "0111" \text{ or } Z = "1110") \text{ then}
             firstGroupOnesQnt := 3;
        elsif (Z = "1111") then
             firstGroupOnesQnt := 4;
        end if;
```

```
zerosQuantity := zerosQuantity + firstGroupOnesQnt;
        s6 <= std logic vector(to unsigned(zerosQuantity, 4));</pre>
    end process;
end OP6_arch;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.Numeric Std.all;
entity mux is
    port(
        s0: in std_logic_vector(3 downto 0);
        s1: in std logic vector(3 downto 0);
        s2: in std logic vector(3 downto 0);
        s3: in std logic vector(3 downto 0);
        s4: in std logic vector(3 downto 0);
        s5: in std logic vector(3 downto 0);
        s6: in std logic vector(3 downto 0);
        Y: in std logic vector(2 downto 0);
        s mux: out std logic vector(3 downto 0)
    );
end mux;
architecture mux arch of mux is
begin
    process (Y, s0, s1, s2, s3, s4, s5, s6) is
    begin
        if (Y = o"0") then
            s mux <= s0;
        elsif (Y = o"1") then
            s mux <= s1;
        elsif (Y = o"2") then
            s mux <= s2;
        elsif (Y = o"3") then
            s mux <= s3;
        elsif (Y = o"4") then
            s mux <= s4;
        elsif (Y = o"5") then
            s mux <= s5;
        elsif (Y = o''6'') then
            s mux <= s6;
        elsif (Y = o"7") then
```

```
s_mux <= s6;
        end if;
    end process;
end mux_arch;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.Numeric_Std.all;
entity reg is
    port(
                    in std_logic_vector(3 downto 0);
        s mux:
                    in std logic;
        CLR:
        C:
                    in std_logic;
        EN:
                    in std logic;
                    out std_logic_vector(3 downto 0)
        s_D:
    );
end reg;
architecture reg_arch of reg is
begin
    process (s_mux, CLR, C, EN) is
    begin
        if (CLR = '1') then
            s D <= x"0";
        elsif (C'event and C = '1') then
            if (EN = '1') then
                s_D <= s_mux;</pre>
            end if;
        end if;
    end process;
end reg arch;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.Numeric_Std.all;
entity outp is
    port(
                  in std_logic_vector(3 downto 0);
        s_D:
                  buffer std_logic_vector(3 downto 0)
        D:
```

```
end outp;

architecture outp_arch of outp is
begin
    process (s_D) is
    begin
        D <= s_D;
    end process;
end outp_arch;</pre>
```

4. Таблица значений для последней микрооперации На данных рисунках показан план тестирования макроэлемента.

вреня напара операции. Texte no VHDL 3210 (0 → 1) Load 0000 → 1111 (0 → 1) 12NS X LO LO (CA) 0.2) Load 1111 >0000 (1 >0) 25 NS 706015 21) load 0000 > 0001 35 MS 1.2) Left sh (3) = 134 0001 - 1110 (0 -1) 45NS [x272] 1.3) lettsh(3) 1110 -> 0001 55 ns (1->0) 2.1) Load 0111 65 NS 2.2) RIGT SH. 0111 > 0011 (1 > 0) 75 NS 2.3) RIGTSH. 0011 > 0001 (1 > 0) 85 NS 2.4) RIGTSH. 0001 - 0000 (1 > 0) 95 NS 2.5) Load 1000 105HS 2.6) R.S. $1000 \rightarrow 1100 (0 \rightarrow 1) 115 \text{ ns}$ 2.4) R.S. $1100 \rightarrow 1110 (0 \rightarrow 1) 125 \text{ ns}$ 2.8) R.S. $1110 \rightarrow 1111 (0 \rightarrow 1) 135 \text{ ns}$ 3.1) Masking 1111 - 0000 (1-0) 145 N3 3.2) Load 1111 155 ns 3.3) MASK ing 1111 - 1111 (1-1) 165 ms 4.1) load 0001 62000 1750) 4.2) INV 0001- 1111 (0-1) 18 18513 4.3) Load 0000 195W) 4.4) INV 0050 -> 1110 (0-1) 205 MS 4.5.) Load 1110 215NS 4.6.) INV 1110 - 0010 (1-0) 225 N) 4.7) load 0001 235 ns 4.8) INV 0001 - 1111 (1-0) 245 N) 4.9) Load 0010 00 255m \$10) INV 0010 -> 1110 (1 -0) 265 m3 -1.0) CLR 1110 = 0000 275 NS 5.1) Load 1111 285 ns 5.27 1111 3111 295 HS
5.4) DAX 1111 70000 305 NS load 1111 315 ns

5. Функционирование тестовой программы

Функционирование тестовой программы изображено на рисунках 5.1, 5.2 и 5.3




Рисунок - 5.1



Рисунок - 5.2




Рисунок - 5.3